



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

# Apollo MCU Datasheet

**Doc. ID: DS-A1-1p00**

**Revision 1.00**

**March 2017**

## Features

Ultra-low supply current:

- EEMBC ULPBench score of 377
- 35 $\mu$ A/MHz executing from flash at 3.3 V
- 143 nA deep sleep mode at 3.3 V
- 419nA deep sleep mode with XTAL-assisted RTC at 3.3 V

High-performance ARM Cortex-M4F Processor

- Up to 24 MHz clock frequency
- Floating point unit
- Memory protection unit
- Wake-up interrupt controller with 12 interrupts

Ultra-low power memory:

- Up to 512 KB of flash memory for code/data
- Up to 64 KB of low leakage RAM for code/data

Ultra-low power interface for off-chip sensors:

- 10 bit, 13-channel, up to 800 kSps ADC
- Temperature sensor with +/-4°C accuracy

Flexible serial peripherals:

- I<sup>2</sup>C/SPI masters for communication with sensors, radios, and other peripherals
- I<sup>2</sup>C/SPI slave for host communications
- UART for communication with peripherals and legacy devices

Rich set of clock sources:

- 32.768 kHz XTAL oscillator
- Low frequency RC oscillator – 1.024 kHz
- High frequency RC oscillator – 24 MHz
- RTC based on Ambiq's AM08X5/18X5 families

Wide operating range: 1.8–3.8 V, -40 to 85°C

Compact package options:

- 2.49 x 2.90 mm 41-pin CSP with 27 GPIO
- 4.5 x 4.5 mm 64-pin BGA with 50 GPIO

## Applications


- Wearable electronics
- Wireless sensors
- Activity and fitness monitors
- Consumer medical devices

## Description

The Apollo MCU family is an ultra-low power, highly integrated microcontroller designed for battery-powered devices including wearable electronics, activity & fitness monitors, and wireless sensors. By combining ultra-low power sensor conversion electronics with the powerful ARM Cortex-M4F processor, the Apollo MCU enables complex sensor processing tasks to be completed with unprecedented battery life. Weeks, months, and years of battery life are achievable while doing complex context detection, gesture recognition, and activity monitoring. The Apollo MCU takes full advantage of Ambiq Micro's patented Subthreshold Power Optimized Technology (SPOT) Platform, setting a new industry benchmark in low power design.

The Apollo MCU also integrates up to 512 KB of flash memory and 64 KB of RAM to accommodate radio and sensor overhead while still leaving plenty of space for application code. This microcontroller also includes a serial master and UART port for communicating with radios and sensors including accelerometers, gyroscopes, and magnetometers.

Typical Sensor Application Circuit for the Apollo MCU



## Table of Content

1. Apollo MCUPackage Pins .....	24
1.1 Pin Configuration .....	24
1.2 Pin Connections .....	25
2. System Core .....	33
3. MCU Core Details .....	35
3.1 Interrupts And Events .....	35
3.2 M4F Memory Map .....	37
3.3 Memory Protection Unit (MPU) .....	38
3.4 System Busses .....	39
3.5 Power Management .....	39
3.5.1 Cortex M4F Power Modes .....	39
3.6 Debug Interfaces .....	40
3.6.1 Debugger Attachment .....	40
3.6.2 Instrumentation Trace Macrocell (ITM) .....	40
3.6.3 Trace Port Interface Unit (TPIU) .....	40
3.6.4 Faulting Address Trapping Hardware .....	41
3.7 ITM Registers .....	41
3.7.1 Register Memory Map .....	41
3.7.2 ITM Registers .....	43
3.8 MCUCTRL Registers .....	68
3.8.1 Register Memory Map .....	68
3.8.2 MCUCTRL Registers .....	69
3.9 Memory Subsystem .....	81
3.9.1 Features .....	81
3.9.2 Functional Overview .....	82
4. I2C/SPI Master Module .....	83
4.1 Functional Overview .....	83
4.2 Interface Clock Generation .....	83
4.3 Command Operation .....	84
4.4 FIFO .....	84
4.5 I2C Interface .....	85
4.5.1 Bus Not Busy .....	85
4.5.2 Start Data Transfer .....	85
4.5.3 Stop Data Transfer .....	85
4.5.4 Data Valid .....	85
4.5.5 Acknowledge .....	86
4.5.6 I2C Slave Addressing .....	86
4.5.7 I2C Offset Address Transmission .....	87
4.5.8 I2C Normal Write Operation .....	87
4.5.9 I2C Normal Read Operation .....	87
4.5.10 I2C Raw Write Operation .....	88
4.5.11 I2C Raw Read Operation .....	88
4.5.12 Holding the Interface with CONT .....	88
4.5.13 I2C Multi-master Arbitration .....	89

4.6 SPI Operations .....	89
4.6.1 SPI Configuration .....	89
4.6.2 SPI Slave Addressing .....	89
4.6.3 SPI Normal Write .....	89
4.6.4 SPI Normal Read .....	90
4.6.5 SPI Raw Write .....	90
4.6.6 SPI Raw Read .....	91
4.6.7 Complex SPI Operations .....	91
4.6.8 SPI Polarity and Phase .....	92
4.7 Repeating a Command .....	93
4.8 Bit Orientation .....	93
4.9 Minimizing Power .....	93
4.10 IOMSTR Registers .....	94
4.10.1 Register Memory Map .....	94
4.10.2 IOMSTR Registers .....	95
5. I2C/SPI Slave Module .....	106
5.1 Functional Overview .....	106
5.2 Local RAM Allocation .....	106
5.3 Direct Area Functions .....	107
5.4 FIFO Area Functions .....	109
5.5 Rearranging the FIFO .....	110
5.6 Interface Interrupts .....	111
5.7 Host Address Space and Registers .....	112
5.8 I2C Interface .....	112
5.8.1 Bus Not Busy .....	113
5.8.2 Start Data Transfer .....	113
5.8.3 Stop Data Transfer .....	113
5.8.4 Data Valid .....	113
5.8.5 Acknowledge .....	113
5.8.6 Address Operation .....	113
5.8.7 Offset Address Transmission .....	114
5.8.8 Write Operation .....	114
5.8.9 Read Operation .....	115
5.8.10 General Address Detection .....	115
5.9 SPI Interface .....	115
5.9.1 Write Operation .....	116
5.9.2 Read Operation .....	116
5.9.3 Configuring 3-wire vs. 4-wire SPI Mode .....	117
5.9.4 SPI Polarity and Phase .....	117
5.10 Bit Orientation .....	117
5.11 Wakeup Using the I2C/SPI Slave .....	118
5.12 IOSLAVE Registers .....	119
5.12.1 Register Memory Map .....	119
5.12.2 IOSLAVE Registers .....	120
5.13 Host Side Address Space and Register .....	132
5.13.1 Host Address Space and Registers .....	132

6. GPIO and Pad Configuration Module .....	139
6.1 Functional Overview .....	139
6.2 Pad Configuration Functions .....	139
6.3 General Purpose I/O (GPIO) Functions .....	142
6.3.1 Configuring the GPIO Functions .....	142
6.3.2 Reading from a GPIO Pad .....	142
6.3.3 Writing to a GPIO Pad .....	142
6.3.4 GPIO Interrupts .....	142
6.4 Pad Connection Summary .....	143
6.4.1 Output Selection .....	143
6.4.2 Output Control .....	143
6.4.3 Input Control .....	145
6.4.4 Pull-up Control .....	145
6.4.5 Analog Pad Configuration .....	145
6.5 Module-specific Pad Configuration .....	145
6.5.1 Implementing IO Master Connections .....	145
6.5.2 Implementing IO Slave Connections .....	149
6.5.3 Implementing Counter/Timer Connections .....	152
6.5.4 Implementing UART Connections .....	153
6.5.5 Implementing GPIO Connections .....	155
6.5.6 Implementing CLKOUT Connections .....	155
6.5.7 Implementing ADC Connections .....	155
6.5.8 Implementing Voltage Comparator Connections .....	156
6.5.9 Implementing the Software Debug Port Connections .....	156
6.6 GPIO Registers .....	157
6.6.1 Register Memory Map .....	157
6.6.2 GPIO Registers .....	158
7. Clock Generator and Real Time Clock Module .....	224
7.1 Clock Generator .....	224
7.1.1 Functional Overview .....	224
7.1.2 Low Frequency RC Oscillator (LFRC) .....	225
7.1.3 High Precision XT Oscillator (XT) .....	225
7.1.4 High Frequency RC Oscillator (HFRC) .....	226
7.1.5 HFRC Autoadjustment .....	226
7.1.6 Frequency Measurement .....	227
7.1.7 Generating 100 Hz .....	227
7.1.8 XT Oscillator Failure Detection .....	228
7.1.9 HFRC Stability Delay .....	228
7.2 CLKGEN Registers .....	228
7.2.1 Register Memory Map .....	229
7.2.2 CLKGEN Registers .....	229
7.3 Real Time Clock .....	242
7.3.1 RTC Functional Overview .....	242
7.3.2 Calendar Counters .....	242
7.3.3 Calendar Counter Reads .....	242
7.3.4 Alarms .....	243

7.3.5 12/24 Hour Mode .....	243
7.3.6 Century Control and Leap Year Management .....	243
7.3.7 Weekday Function .....	244
7.4 RTC Registers .....	244
7.4.1 Register Memory Map .....	244
7.4.2 RTC Registers .....	244
8. Counter/Timer Module .....	252
8.1 Functional Overview .....	252
8.2 Counter/Timer Functions .....	252
8.2.1 Single Count (FN = 0) .....	253
8.2.2 Repeated Count (FN = 1) .....	253
8.2.3 Single Pulse (FN = 2) .....	254
8.2.4 Repeated Pulse (FN = 3) .....	254
8.2.5 Continuous (FN = 4) .....	255
8.3 Creating 32-bit Counters .....	256
8.4 Power Optimization by Measuring HCLK .....	256
8.5 Generating the Sample Rate for the ADC .....	256
8.6 Measuring Buck Converter Charge Insertion .....	256
8.7 CTIMER Registers .....	257
8.7.1 Register Memory Map .....	257
8.7.2 CTIMER Registers .....	258
9. Watchdog Timer Module .....	281
9.1 Functional Overview .....	281
9.2 WDT Registers .....	282
9.2.1 Register Memory Map .....	282
9.2.2 WDT Registers .....	282
10. Reset Generator Module .....	287
10.1 Functional Overview .....	287
10.2 External Reset Pin .....	287
10.3 Power-on Event .....	288
10.4 Brown-out Event .....	288
10.5 Software Reset .....	288
10.6 Watchdog Expiration .....	288
10.7 RSTGEN Registers .....	289
10.7.1 Register Memory Map .....	289
10.7.2 RSTGEN Registers .....	289
11. UART Module .....	296
11.1 Features .....	296
11.2 Functional Overview .....	296
11.3 Enabling and Selecting the UART Clock .....	297
11.4 Configuration .....	297
11.5 Transmit FIFO and Receive FIFO .....	297
11.6 UART Registers .....	298
11.6.1 Register Memory Map .....	298
11.6.2 UART Registers .....	298
12. ADC and Temperature Sensor Module .....	310

12.1 Features .....	310
12.2 Functional Overview .....	311
12.2.1 Clock Source and Dividers .....	311
12.2.2 13 Channel Analog Mux .....	311
12.2.3 Triggering and Trigger Sources .....	311
12.2.4 Voltage Reference Sources .....	312
12.2.5 Eight Automatically Managed Conversion Slots .....	312
12.2.6 Automatic Sample Accumulation and Scaling .....	313
12.2.7 Eight Entry Result FIFO .....	314
12.2.8 Window Comparator .....	315
12.3 Operating Modes and the Mode Controller .....	316
12.3.1 Single Mode .....	317
12.3.2 Repeat Mode .....	318
12.3.3 Low Power Modes .....	318
12.4 Interrupts .....	318
12.5 Voltage Divider and Switchable Battery Load .....	319
12.6 ADC Registers .....	320
12.6.1 Register Memory Map .....	321
12.6.2 ADC Registers .....	321
13. Voltage Comparator Module .....	343
13.1 Functional Overview .....	343
13.2 VCOMP Registers .....	344
13.2.1 Register Memory Map .....	344
13.2.2 VCOMP Registers .....	344
14. Voltage Regulator Module .....	350
14.1 Functional Overview .....	350
15. Electrical Characteristics .....	352
15.1 Absolute Maximum Ratings .....	352
15.2 Recommended Operating Conditions .....	353
15.3 Current Consumption .....	353
15.4 Power Mode Transitions .....	354
15.5 Clocks/Oscillators .....	354
15.6 Analog-to-Digital Converter (ADC) .....	355
15.7 Buck Converter .....	357
15.8 Power-On RESET (POR) and Brown-Out Detector (BOD) .....	357
15.9 Resets .....	358
15.10 Voltage Comparator (VCOMP) .....	358
15.11 Internal DAC Reference for VCOMP .....	358
15.12 Inter-Integrated Circuit (I2C) Interface .....	359
15.13 Serial Peripheral Interface (SPI) Master Interface .....	360
15.14 Serial Peripheral Interface (SPI) Slave Interface .....	362
15.15 Universal Asynchronous Receiver/Transmitter (UART) .....	365
15.16 Counter/Timer (CTIMER) .....	365
15.17 Flash Memory .....	365
15.18 General Purpose Input/Output (GPIO) .....	365
15.19 Serial Wire Debug (SWD) .....	367

16. Package Mechanical Information .....	368
16.1 CSP Package .....	368
16.1.1 PCB land pattern and solder stencil .....	369
16.2 BGA package .....	370
16.2.1 PCB land pattern and solder stencil .....	372
16.3 Reflow Profile .....	373
17. Ordering Information .....	386
18. Document Revision History for Apollo MCU .....	387

## List of Figures

Figure 1. CSP Pin Configuration Diagram (Top View — Balls on Bottom) .....	24
Figure 2. BGA Pin Configuration Diagram (Top View — Balls on Bottom) .....	24
Figure 3. Block Diagram for the Apollo Ultra-Low Power MCU .....	33
Figure 4. ARM Cortex-M4F Vector Table .....	36
Figure 5. Block Diagram for Flash and OTP Subsystem .....	81
Figure 6. Block Diagram for the I2C/SPI Master Module .....	83
Figure 7. I2C/SPI Master Clock Generation .....	84
Figure 8. Basic I2C Conditions .....	85
Figure 9. I2C Acknowledge .....	86
Figure 10. I2C 7-bit Address Operation .....	86
Figure 11. I2C 10-bit Address Operation .....	87
Figure 12. I2C Offset Address Transmission .....	87
Figure 13. I2C Normal Write Operation .....	87
Figure 14. I2C Normal Read Operation .....	88
Figure 15. I2C Raw Write Operation .....	88
Figure 16. I2C Raw Read Operation .....	88
Figure 17. SPI Normal Write Operation .....	90
Figure 18. SPI Normal Read Operation .....	90
Figure 19. SPI Raw Write Operation .....	91
Figure 20. SPI Raw Read Operation .....	91
Figure 21. SPI Combined Operation .....	92
Figure 22. SPI CPOL and CPHA .....	92
Figure 23. Block diagram for the I2C/SPI Slave Module .....	106
Figure 24. I2C/SPI Slave Module LRAM Addressing .....	107
Figure 25. I2C/SPI Slave Module FIFO .....	110
Figure 26. Basic I2C Conditions .....	112
Figure 27. I2C Acknowledge .....	113
Figure 28. I2C 7-bit Address Operation .....	114
Figure 29. I2C 10-bit Address Operation .....	114
Figure 30. I2C Offset Address Transmission .....	114
Figure 31. I2C Write Operation .....	115
Figure 32. I2C Read Operation .....	115
Figure 33. SPI Write Operation .....	116
Figure 34. SPI Read Operation .....	116
Figure 35. SPI CPOL and CPHA .....	117
Figure 36. Block diagram for the General Purpose I/O (GPIO) Module .....	139
Figure 37. Pad Connection Details .....	144
Figure 38. Block diagram for the Clock Generator and Real Time Clock Module .....	224
Figure 39. Block diagram for the Real Time Clock Module .....	242
Figure 40. Block Diagram for One Counter/Timer Pair .....	252
Figure 41. Counter/Timer Operation, FN = 0 .....	253
Figure 42. Counter/Timer Operation, FN = 1 .....	254
Figure 43. Counter/Timer Operation, FN = 2 .....	254
Figure 44. Counter/Timer Operation, FN = 3 .....	255

Figure 45. Counter/Timer Operation, FN = 4 .....	256
Figure 46. Block diagram for the Watchdog Timer Module .....	281
Figure 47. Block diagram for the Reset Generator Module .....	287
Figure 48. Block diagram of circuitry for Reset pin .....	288
Figure 49. Block Diagram for the UART Module .....	296
Figure 50. Block Diagram for ADC and Temperature Sensor .....	310
Figure 51. Scan Flowchart .....	317
Figure 52. ADC State Diagram .....	319
Figure 53. Switchable Battery Load .....	320
Figure 54. Block diagram for the Voltage Comparator Module .....	343
Figure 55. Block Diagram for the Voltage Regulator Module .....	350
Figure 56. I2C Timing .....	359
Figure 57. SPI Master Mode, Phase = 0 .....	360
Figure 58. SPI Master Mode, Phase = 1 .....	361
Figure 59. SPI Slave Mode, Phase = 0 .....	363
Figure 60. SPI Slave Mode, Phase = 1 .....	364
Figure 61. Serial Wire Debug Timing .....	367
Figure 62. CSP Package Drawing .....	368
Figure 63. Example PCB Land Pattern for CSP Package .....	369
Figure 64. Example Solder Stencil Pattern for CSP Package .....	369
Figure 65. BGA Package Drawing .....	371
Figure 66. Example PCB Land Pattern for BGA Package .....	372
Figure 67. Example Solder Stencil Pattern for BGA Package .....	372
Figure 68. Reflow Soldering Diagram .....	373

## List of Tables

Table 1: Pin List and Function Table .....	25
Table 2: ARM Cortex M4F Memory Map .....	37
Table 3: MCU System Memory Map .....	37
Table 4: MCU Peripheral Device Memory Map .....	38
Table 5: ITM Register Map .....	41
Table 6: STIM0 Register .....	43
Table 7: STIM0 Register Bits .....	43
Table 8: STIM1 Register .....	43
Table 9: STIM1 Register Bits .....	43
Table 10: STIM2 Register .....	44
Table 11: STIM2 Register Bits .....	44
Table 12: STIM3 Register .....	44
Table 13: STIM3 Register Bits .....	44
Table 14: STIM4 Register .....	45
Table 15: STIM4 Register Bits .....	45
Table 16: STIM5 Register .....	45
Table 17: STIM5 Register Bits .....	45
Table 18: STIM6 Register .....	46
Table 19: STIM6 Register Bits .....	46
Table 20: STIM7 Register .....	46
Table 21: STIM7 Register Bits .....	46
Table 22: STIM8 Register .....	47
Table 23: STIM8 Register Bits .....	47
Table 24: STIM9 Register .....	47
Table 25: STIM9 Register Bits .....	47
Table 26: STIM10 Register .....	48
Table 27: STIM10 Register Bits .....	48
Table 28: STIM11 Register .....	48
Table 29: STIM11 Register Bits .....	48
Table 30: STIM12 Register .....	49
Table 31: STIM12 Register Bits .....	49
Table 32: STIM13 Register .....	49
Table 33: STIM13 Register Bits .....	49
Table 34: STIM14 Register .....	50
Table 35: STIM14 Register Bits .....	50
Table 36: STIM15 Register .....	50
Table 37: STIM15 Register Bits .....	50
Table 38: STIM16 Register .....	51
Table 39: STIM16 Register Bits .....	51
Table 40: STIM17 Register .....	51
Table 41: STIM17 Register Bits .....	51
Table 42: STIM18 Register .....	52
Table 43: STIM18 Register Bits .....	52
Table 44: STIM19 Register .....	52

Table 45: STIM19 Register Bits .....	52
Table 46: STIM20 Register .....	53
Table 47: STIM20 Register Bits .....	53
Table 48: STIM21 Register .....	53
Table 49: STIM21 Register Bits .....	53
Table 50: STIM22 Register .....	54
Table 51: STIM22 Register Bits .....	54
Table 52: STIM23 Register .....	54
Table 53: STIM23 Register Bits .....	54
Table 54: STIM24 Register .....	55
Table 55: STIM24 Register Bits .....	55
Table 56: STIM25 Register .....	55
Table 57: STIM25 Register Bits .....	55
Table 58: STIM26 Register .....	56
Table 59: STIM26 Register Bits .....	56
Table 60: STIM27 Register .....	56
Table 61: STIM27 Register Bits .....	56
Table 62: STIM28 Register .....	57
Table 63: STIM28 Register Bits .....	57
Table 64: STIM29 Register .....	57
Table 65: STIM29 Register Bits .....	57
Table 66: STIM30 Register .....	58
Table 67: STIM30 Register Bits .....	58
Table 68: STIM31 Register .....	58
Table 69: STIM31 Register Bits .....	58
Table 70: TER Register .....	59
Table 71: TER Register Bits .....	59
Table 72: TPR Register .....	59
Table 73: TPR Register Bits .....	59
Table 74: TCR Register .....	60
Table 75: TCR Register Bits .....	60
Table 76: LOCKAREG Register .....	61
Table 77: LOCKAREG Register Bits .....	61
Table 78: LOCKSREG Register .....	61
Table 79: LOCKSREG Register Bits .....	61
Table 80: PID4 Register .....	62
Table 81: PID4 Register Bits .....	62
Table 82: PID5 Register .....	62
Table 83: PID5 Register Bits .....	62
Table 84: PID6 Register .....	63
Table 85: PID6 Register Bits .....	63
Table 86: PID7 Register .....	63
Table 87: PID7 Register Bits .....	63
Table 88: PID0 Register .....	64
Table 89: PID0 Register Bits .....	64
Table 90: PID1 Register .....	64

Table 91: PID1 Register Bits .....	64
Table 92: PID2 Register .....	65
Table 93: PID2 Register Bits .....	65
Table 94: PID3 Register .....	65
Table 95: PID3 Register Bits .....	65
Table 96: CID0 Register .....	66
Table 97: CID0 Register Bits .....	66
Table 98: CID1 Register .....	66
Table 99: CID1 Register Bits .....	66
Table 100: CID2 Register .....	67
Table 101: CID2 Register Bits .....	67
Table 102: CID3 Register .....	67
Table 103: CID3 Register Bits .....	67
Table 104: MCUCTRL Register Map .....	68
Table 105: CHIP_INFO Register .....	69
Table 106: CHIP_INFO Register Bits .....	69
Table 107: CHIPID0 Register .....	70
Table 108: CHIPID0 Register Bits .....	70
Table 109: CHIPID1 Register .....	70
Table 110: CHIPID1 Register Bits .....	71
Table 111: CHIPREV Register .....	71
Table 112: CHIPREV Register Bits .....	71
Table 113: SUPPLYSRC Register .....	71
Table 114: SUPPLYSRC Register Bits .....	72
Table 115: SUPPLYSTATUS Register .....	72
Table 116: SUPPLYSTATUS Register Bits .....	72
Table 117: BANDGAPEN Register .....	73
Table 118: BANDGAPEN Register Bits .....	73
Table 119: SRAMPWDINSLEEP Register .....	73
Table 120: SRAMPWDINSLEEP Register Bits .....	74
Table 121: SRAMPWRDIS Register .....	75
Table 122: SRAMPWRDIS Register Bits .....	75
Table 123: FLASHPWRDIS Register .....	76
Table 124: FLASHPWRDIS Register Bits .....	76
Table 125: ICODEFAULTADDR Register .....	77
Table 126: ICODEFAULTADDR Register Bits .....	77
Table 127: DCODEFAULTADDR Register .....	77
Table 128: DCODEFAULTADDR Register Bits .....	77
Table 129: SYSFAULTADDR Register .....	78
Table 130: SYSFAULTADDR Register Bits .....	78
Table 131: FAULTSTATUS Register .....	78
Table 132: FAULTSTATUS Register Bits .....	78
Table 133: FAULTCAPTUREEN Register .....	79
Table 134: FAULTCAPTUREEN Register Bits .....	79
Table 135: TPIUCTRL Register .....	80
Table 136: TPIUCTRL Register Bits .....	80

Table 137: IOMSTR Register Map .....	94
Table 138: FIFO Register .....	95
Table 139: FIFO Register Bits .....	95
Table 140: FIFOPTR Register .....	95
Table 141: FIFOPTR Register Bits .....	95
Table 142: TLNGTH Register .....	96
Table 143: TLNGTH Register Bits .....	96
Table 144: FIFOTHR Register .....	97
Table 145: FIFOTHR Register Bits .....	97
Table 146: CLKCFG Register .....	97
Table 147: CLKCFG Register Bits .....	97
Table 148: CMD Register .....	98
Table 149: CMD Register Bits .....	99
Table 150: CMDRPT Register .....	99
Table 151: CMDRPT Register Bits .....	99
Table 152: STATUS Register .....	100
Table 153: STATUS Register Bits .....	100
Table 154: CFG Register .....	101
Table 155: CFG Register Bits .....	101
Table 156: INTEN Register .....	102
Table 157: INTEN Register Bits .....	102
Table 158: INTSTAT Register .....	103
Table 159: INTSTAT Register Bits .....	103
Table 160: INTCLR Register .....	104
Table 161: INTCLR Register Bits .....	104
Table 162: INTSET Register .....	105
Table 163: INTSET Register Bits .....	105
Table 164: Mapping of Direct Address Space Access Interrupts and Corresponding REGAC-CINTSTAT Bits .....	108
Table 165: I/O Interface Interrupt Control .....	111
Table 166: IOSLAVE Register Map .....	119
Table 167: FIFOPTR Register .....	120
Table 168: FIFOPTR Register Bits .....	120
Table 169: FIFOCFG Register .....	120
Table 170: FIFOCFG Register Bits .....	121
Table 171: FIFOTHR Register .....	121
Table 172: FIFOTHR Register Bits .....	121
Table 173: FUPD Register .....	122
Table 174: FUPD Register Bits .....	122
Table 175: FIFOCTR Register .....	122
Table 176: FIFOCTR Register Bits .....	122
Table 177: FIFOINC Register .....	123
Table 178: FIFOINC Register Bits .....	123
Table 179: CFG Register .....	123
Table 180: CFG Register Bits .....	124
Table 181: PRENC Register .....	124

Table 182: PRENC Register Bits .....	125
Table 183: IOINTCTL Register .....	125
Table 184: IOINTCTL Register Bits .....	125
Table 185: GENADD Register .....	126
Table 186: GENADD Register Bits .....	126
Table 187: INTEN Register .....	126
Table 188: INTEN Register Bits .....	126
Table 189: INTSTAT Register .....	127
Table 190: INTSTAT Register Bits .....	127
Table 191: INTCLR Register .....	128
Table 192: INTCLR Register Bits .....	128
Table 193: INTSET Register .....	129
Table 194: INTSET Register Bits .....	129
Table 195: REGACCINTEN Register .....	130
Table 196: REGACCINTEN Register Bits .....	130
Table 197: REGACCINTSTAT Register .....	130
Table 198: REGACCINTSTAT Register Bits .....	130
Table 199: REGACCINTCLR Register .....	131
Table 200: REGACCINTCLR Register Bits .....	131
Table 201: REGACCINTSET Register .....	131
Table 202: REGACCINTSET Register Bits .....	131
Table 203: HOST_IER Register .....	132
Table 204: HOST_IER Register Bits .....	132
Table 205: HOST_ISR Register .....	133
Table 206: HOST_ISR Register Bits .....	133
Table 207: HOST_WCR Register .....	133
Table 208: HOST_WCR Register Bits .....	134
Table 209: HOST_WCS Register .....	134
Table 210: HOST_WCS Register Bits .....	134
Table 211: FIFOCTRLO Register .....	135
Table 212: FIFOCTRLO Register Bits .....	135
Table 213: FIFOCTRUP Register .....	135
Table 214: FIFOCTRUP Register Bits .....	135
Table 215: FIFO Register .....	136
Table 216: FIFO Register Bits .....	136
Table 217: Apollo Pad Function Mapping .....	140
Table 218: Pad Function Color and Symbol Code .....	141
Table 219: Special Pad Types .....	141
Table 220: I2C Pullup Resistor Selection .....	142
Table 221: IO Master 0 I2C Configuration .....	145
Table 222: IO Master 1 I2C Configuration .....	146
Table 223: IO Master 0 4-wire SPI Configuration .....	146
Table 225: IO Master 1 4-wire SPI Configuration .....	147
Table 224: IO Master 0 4-wire SPI nCE Configuration .....	147
Table 226: IO Master 1 4-wire SPI nCE Configuration .....	148
Table 227: IO Master 0 3-wire SPI Configuration .....	148

Table 228: IO Master 1 3-wire SPI Configuration .....	149
Table 229: IO Slave I2C Configuration .....	149
Table 230: IO Slave 4-wire SPI Configuration .....	149
Table 231: IO Slave 3-wire SPI Configuration .....	150
Table 232: IO Master 0 I2C Loopback .....	150
Table 233: IO Master 1 I2C Loopback .....	150
Table 234: IO Master 0 4-wire SPI Loopback .....	151
Table 235: IO Master 1 4-wire SPI Loopback .....	151
Table 236: IO Master 0 3-wire SPI Loopback .....	151
Table 237: IO Master 1 3-wire SPI Loopback .....	152
Table 238: Counter/Timer Pad Configuration .....	153
Table 240: UART RX Configuration .....	154
Table 241: UART RTS Configuration .....	154
Table 242: UART CTS Configuration .....	154
Table 243: UART CTS Configuration .....	154
Table 239: UART TX Configuration .....	154
Table 244: CLKOUT Configuration .....	155
Table 245: ADC Analog Input Configuration .....	155
Table 247: Voltage Comparator Reference Configuration .....	156
Table 248: Voltage Comparator Input Configuration .....	156
Table 246: ADC Trigger Input Configuration .....	156
Table 249: SWO Configuration .....	157
Table 250: GPIO Register Map .....	157
Table 251: PADREGA Register .....	159
Table 252: PADREGA Register Bits .....	159
Table 253: PADRGB Register .....	161
Table 254: PADRGB Register Bits .....	162
Table 255: PADREGC Register .....	164
Table 256: PADREGC Register Bits .....	164
Table 257: PADREGD Register .....	167
Table 258: PADREGD Register Bits .....	167
Table 259: PADREGE Register .....	169
Table 260: PADREGE Register Bits .....	169
Table 261: PADREGF Register .....	171
Table 262: PADREGF Register Bits .....	171
Table 263: PADREGG Register .....	173
Table 264: PADREGG Register Bits .....	173
Table 265: PADREGH Register .....	175
Table 266: PADREGH Register Bits .....	175
Table 267: PADREGI Register .....	177
Table 268: PADREGI Register Bits .....	177
Table 269: PADREGJ Register .....	179
Table 270: PADREGJ Register Bits .....	179
Table 271: PADREGK Register .....	181
Table 272: PADREGK Register Bits .....	181
Table 273: PADREGL Register .....	183

Table 274: PADREGL Register Bits .....	183
Table 275: PADREGM Register .....	185
Table 276: PADREGM Register Bits .....	185
Table 277: CFGA Register .....	186
Table 278: CFGA Register Bits .....	186
Table 279: CFGB Register .....	189
Table 280: CFGB Register Bits .....	189
Table 281: CFGC Register .....	192
Table 282: CFGC Register Bits .....	192
Table 283: CFGD Register .....	194
Table 284: CFGD Register Bits .....	195
Table 285: CFGE Register .....	197
Table 286: CFGE Register Bits .....	197
Table 287: CFGF Register .....	200
Table 288: CFGF Register Bits .....	200
Table 289: CFGG Register .....	202
Table 290: CFGG Register Bits .....	203
Table 291: PADKEY Register .....	203
Table 292: PADKEY Register Bits .....	204
Table 293: RDA Register .....	204
Table 294: RDA Register Bits .....	204
Table 295: RDB Register .....	204
Table 296: RDB Register Bits .....	205
Table 297: WTA Register .....	205
Table 298: WTA Register Bits .....	205
Table 299: WTB Register .....	205
Table 300: WTB Register Bits .....	206
Table 301: WTSA Register .....	206
Table 302: WTSA Register Bits .....	206
Table 303: WTSB Register .....	206
Table 304: WTSB Register Bits .....	207
Table 305: WTCA Register .....	207
Table 306: WTCA Register Bits .....	207
Table 307: WTCB Register .....	207
Table 308: WTCB Register Bits .....	208
Table 309: ENA Register .....	208
Table 310: ENA Register Bits .....	208
Table 311: ENB Register .....	208
Table 312: ENB Register Bits .....	209
Table 313: ENSA Register .....	209
Table 314: ENSA Register Bits .....	209
Table 315: ENSB Register .....	209
Table 316: ENSB Register Bits .....	210
Table 317: ENCA Register .....	210
Table 318: ENCA Register Bits .....	210
Table 319: ENCB Register .....	210

Table 320: ENCB Register Bits .....	211
Table 321: INT0EN Register .....	211
Table 322: INT0EN Register Bits .....	211
Table 323: INT0STAT Register .....	213
Table 324: INT0STAT Register Bits .....	213
Table 325: INT0CLR Register .....	215
Table 326: INT0CLR Register Bits .....	215
Table 327: INT0SET Register .....	216
Table 328: INT0SET Register Bits .....	217
Table 329: INT1EN Register .....	218
Table 330: INT1EN Register Bits .....	218
Table 331: INT1STAT Register .....	220
Table 332: INT1STAT Register Bits .....	220
Table 333: INT1CLR Register .....	221
Table 334: INT1CLR Register Bits .....	221
Table 335: INT1SET Register .....	222
Table 336: INT1SET Register Bits .....	222
Table 337: CLKGEN Register Map .....	229
Table 338: CALXT Register .....	229
Table 339: CALXT Register Bits .....	229
Table 340: CALRC Register .....	230
Table 341: CALRC Register Bits .....	230
Table 342: ACALCTR Register .....	230
Table 343: ACALCTR Register Bits .....	230
Table 344: OCTRL Register .....	231
Table 345: OCTRL Register Bits .....	231
Table 346: CALXT Register Bits .....	232
Table 347: CLKOUT Register .....	232
Table 348: CLKOUT Register Bits .....	232
Table 349: CLKKEY Register .....	234
Table 350: CLKKEY Register Bits .....	234
Table 351: CCTRL Register .....	234
Table 352: CCTRL Register Bits .....	234
Table 353: STATUS Register .....	235
Table 354: STATUS Register Bits .....	235
Table 355: HFADJ Register .....	236
Table 356: HFADJ Register Bits .....	236
Table 357: HFVAL Register .....	237
Table 358: HFVAL Register Bits .....	237
Table 359: CLOCKEN Register .....	237
Table 360: CLOCKEN Register Bits .....	237
Table 361: UARTE Register .....	238
Table 362: UARTE Register Bits .....	238
Table 363: INTEN Register .....	238
Table 364: INTEN Register Bits .....	238
Table 365: INTSTAT Register .....	239

Table 366: INTSTAT Register Bits .....	239
Table 367: INTCLR Register .....	240
Table 368: INTCLR Register Bits .....	240
Table 369: INTSET Register .....	240
Table 370: INTSET Register Bits .....	240
Table 371: Alarm RPT Function .....	243
Table 372: .....	243
Table 373: RTC Register Map .....	244
Table 374: CTRLOW Register .....	244
Table 375: CTRLOW Register Bits .....	245
Table 376: CTRUP Register .....	245
Table 377: CTRUP Register Bits .....	245
Table 378: ALMLOW Register .....	246
Table 379: ALMLOW Register Bits .....	246
Table 380: ALMUP Register .....	247
Table 381: ALMUP Register Bits .....	247
Table 382: RTCCTL Register .....	248
Table 383: RTCCTL Register Bits .....	248
Table 384: INTEN Register .....	249
Table 385: INTEN Register Bits .....	249
Table 386: INTSTAT Register .....	249
Table 387: INTSTAT Register Bits .....	249
Table 388: INTCLR Register .....	250
Table 389: INTCLR Register Bits .....	250
Table 390: INTSET Register .....	251
Table 391: CTIMER Register Map .....	257
Table 392: TMR0 Register .....	258
Table 393: TMR0 Register Bits .....	258
Table 394: CMPRA0 Register .....	258
Table 395: CMPRA0 Register Bits .....	258
Table 396: CMPRB0 Register .....	259
Table 397: CMPRB0 Register Bits .....	259
Table 398: CTRL0 Register .....	259
Table 399: CTRL0 Register Bits .....	260
Table 400: TMR1 Register .....	262
Table 401: TMR1 Register Bits .....	262
Table 402: CMPRA1 Register .....	263
Table 403: CMPRA1 Register Bits .....	263
Table 404: CMPRB1 Register .....	263
Table 405: CMPRB1 Register Bits .....	263
Table 406: CTRL1 Register .....	264
Table 407: CTRL1 Register Bits .....	264
Table 408: TMR2 Register .....	266
Table 409: TMR2 Register Bits .....	267
Table 410: CMPRA2 Register .....	267
Table 411: CMPRA2 Register Bits .....	267

Table 412: CMPRB2 Register .....	267
Table 413: CMPRB2 Register Bits .....	268
Table 414: CTRL2 Register .....	268
Table 415: CTRL2 Register Bits .....	268
Table 416: TMR3 Register .....	271
Table 417: TMR3 Register Bits .....	271
Table 418: CMPRA3 Register .....	271
Table 419: CMPRA3 Register Bits .....	271
Table 420: CMPRB3 Register .....	272
Table 421: CMPRB3 Register Bits .....	272
Table 422: CTRL3 Register .....	272
Table 423: CTRL3 Register Bits .....	273
Table 424: INTEN Register .....	275
Table 425: INTEN Register Bits .....	276
Table 426: INTSTAT Register .....	276
Table 427: INTSTAT Register Bits .....	276
Table 428: INTCLR Register .....	277
Table 429: INTCLR Register Bits .....	277
Table 430: INTSET Register .....	278
Table 431: INTSET Register Bits .....	278
Table 432: WDT Register Map .....	282
Table 433: CFG Register .....	282
Table 434: CFG Register Bits .....	282
Table 435: RSTRT Register .....	283
Table 436: RSTRT Register Bits .....	283
Table 437: LOCK Register .....	284
Table 438: LOCK Register Bits .....	284
Table 439: INTEN Register .....	284
Table 440: INTEN Register Bits .....	284
Table 441: INTSTAT Register .....	285
Table 442: INTSTAT Register Bits .....	285
Table 443: INTCLR Register .....	285
Table 444: INTCLR Register Bits .....	286
Table 445: INTSET Register .....	286
Table 446: INTSET Register Bits .....	286
Table 447: RSTGEN Register Map .....	289
Table 448: CFG Register .....	289
Table 449: CFG Register Bits .....	290
Table 450: SWPOI Register .....	290
Table 451: SWPOI Register Bits .....	290
Table 452: SWPOR Register .....	291
Table 453: SWPOR Register Bits .....	291
Table 454: STAT Register .....	291
Table 455: STAT Register Bits .....	291
Table 456: CLRSTAT Register .....	292
Table 457: CLRSTAT Register Bits .....	292


Table 458: INTEN Register .....	293
Table 459: INTEN Register Bits .....	293
Table 460: INTSTAT Register .....	293
Table 461: INTSTAT Register Bits .....	293
Table 462: INTCLR Register .....	294
Table 463: INTCLR Register Bits .....	294
Table 464: INTSET Register .....	294
Table 465: INTSET Register Bits .....	295
Table 466: UART Register Map .....	298
Table 467: DR Register .....	298
Table 468: DR Register Bits .....	299
Table 469: RSR Register .....	299
Table 470: RSR Register Bits .....	299
Table 471: FR Register .....	300
Table 472: FR Register Bits .....	300
Table 473: ILPR Register .....	301
Table 474: ILPR Register Bits .....	301
Table 475: IBRD Register .....	302
Table 476: IBRD Register Bits .....	302
Table 477: FBRD Register .....	302
Table 478: FBRD Register Bits .....	302
Table 479: LCRH Register .....	303
Table 480: LCRH Register Bits .....	303
Table 481: CR Register .....	304
Table 482: CR Register Bits .....	304
Table 483: IFLS Register .....	305
Table 484: IFLS Register Bits .....	305
Table 485: IER Register .....	306
Table 486: IER Register Bits .....	306
Table 487: IES Register .....	307
Table 488: IES Register Bits .....	307
Table 489: MIS Register .....	308
Table 490: MIS Register Bits .....	308
Table 491: IEC Register .....	309
Table 492: IEC Register Bits .....	309
Table 493: One SLOT Configuration Register .....	313
Table 494: 10.6 ADC Sample Format .....	313
Table 495: Per Slot Sample Accumulator .....	314
Table 496: Accumulator Scaling .....	314
Table 497: FIFO Register .....	315
Table 498: Window Comparator Register .....	315
Table 499: ADC Register Map .....	321
Table 500: CFG Register .....	321
Table 501: CFG Register Bits .....	322
Table 502: STAT Register .....	324
Table 503: STAT Register Bits .....	324

Table 504: SWT Register .....	324
Table 505: SWT Register Bits .....	324
Table 506: SL0CFG Register .....	325
Table 507: SL0CFG Register Bits .....	325
Table 508: SL1CFG Register .....	326
Table 509: SL1CFG Register Bits .....	326
Table 510: SL2CFG Register .....	328
Table 511: SL2CFG Register Bits .....	328
Table 512: SL3CFG Register .....	330
Table 513: SL3CFG Register Bits .....	330
Table 514: SL4CFG Register .....	331
Table 515: SL4CFG Register Bits .....	331
Table 516: SL5CFG Register .....	333
Table 517: SL5CFG Register Bits .....	333
Table 518: SL6CFG Register .....	335
Table 519: SL6CFG Register Bits .....	335
Table 520: SL7CFG Register .....	336
Table 521: SL7CFG Register Bits .....	336
Table 522: WLIM Register .....	338
Table 523: WLIM Register Bits .....	338
Table 524: FIFO Register .....	338
Table 525: FIFO Register Bits .....	339
Table 526: INTEN Register .....	339
Table 527: INTEN Register Bits .....	339
Table 528: INTSTAT Register .....	340
Table 529: INTSTAT Register Bits .....	340
Table 530: INTCLR Register .....	341
Table 531: INTCLR Register Bits .....	341
Table 532: INTSET Register .....	342
Table 533: INTSET Register Bits .....	342
Table 534: VCOMP Register Map .....	344
Table 535: CFG Register .....	344
Table 536: CFG Register Bits .....	345
Table 537: STAT Register .....	346
Table 538: STAT Register Bits .....	346
Table 539: PWDKEY Register .....	346
Table 540: PWDKEY Register Bits .....	347
Table 541: INTEN Register .....	347
Table 542: INTEN Register Bits .....	347
Table 543: INTSTAT Register .....	348
Table 544: INTSTAT Register Bits .....	348
Table 545: INTCLR Register .....	348
Table 546: INTCLR Register Bits .....	349
Table 547: INTSET Register .....	349
Table 548: INTSET Register Bits .....	349
Table 549: Absolute Maximum Ratings .....	352


Table 550: Recommended Operating Conditions .....	353
Table 551: Current Consumption .....	353
Table 552: Power Mode Transitions .....	354
Table 553: Clocks/Oscillators .....	354
Table 554: Analog to Digital Converter (ADC) .....	355
Table 555: Buck Converter .....	357
Table 556: Power-On Reset (POR) and Brown-Out Detector (BOD) .....	357
Table 557: Resets .....	358
Table 558: Voltage Comparator (VCOMP) .....	358
Table 559: Internal DAC Reference for VCOMP .....	358
Table 560: Inter-Integrated Circuit (I2C) Interface .....	359
Table 561: Serial Peripheral Interface (SPI) Master Interface .....	360
Table 562: Serial Peripheral Interface (SPI) Slave Interface .....	362
Table 563: Universal Asynchronous Receiver/Transmitter (UART) .....	365
Table 564: Counter/Timer (CTIMER) .....	365
Table 565: Flash Memory .....	365
Table 566: General Purpose Input/Output (GPIO) .....	365
Table 567: Serial Wire Debug (SWD) .....	367
Table 568: Reflow Soldering Requirements (Pb-free assembly) .....	373
Table 569: Ordering Information .....	386
Table 570: Document Revision History .....	387

## 1. Apollo MCUPackage Pins

### 1.1 Pin Configuration



**Figure 1. CSP Pin Configuration Diagram (Top View — Balls on Bottom)**



**Figure 2. BGA Pin Configuration Diagram (Top View — Balls on Bottom)**

## 1.2 Pin Connections

**Table 1: Pin List and Function Table**

BGA Pin Number	CSP Pin Number	GPIO Pad Number	Function Select Number	Pad Function Name	Description	Pin Type
<b>POWER</b>						
A1	B5	-	-	VDDP	VDD Supply for Buck Converters	Power
B2	C6	-	-	VSSP	Ground Connection for I/O Pads	Ground
D6	B2	-	-	VDDA	Analog Voltage Supply	Power
D7	B1	-	-	VSSA	Ground for Analog Supply	Ground
C8	E2	-	-	VDD4	Must be connected to VDDP	Power
F2	G4	-	-	VSSL		Ground
H3	F5	-	-	VDDH	VDD Supply for I/O Pads	Power
<b>BUCK</b>						
A2	C5	-	-	VOUT1	Buck Converter Voltage Output Supply 1	Power
B1	A6	-	-	SW1	Buck Converter 1 Inductor Switch	Power
C1	B6	-	-	SW2	Buck Converter 2 Inductor Switch	Power
D1	D6	-	-	VOUT2	Buck Converter Voltage Output Supply 2	Power
<b>OSCILLATOR</b>						
A3	A5	-	-	XO	32.768 kHz Crystal Output	XT
A4	A4	-	-	XI	32.768 kHz Crystal Input	XT
<b>RESET</b>						
D8	F2	-	-	nRST	External Reset Input	Input/Output
<b>GPIO</b>						
E8	F1	0	0	SLSCL	I <sup>2</sup> C Slave Clock	Input
			1	SLSCK	SPI Slave Clock	Input
			2	UARTTX	UART Transmit	Output
			3	GPIO0	General Purpose I/O	Input/Output
			4	M0SCK	Loopback SPI Master 0 Clock	Output
			5	M1SCK	Loopback SPI Master 1 Clock	Output
			6	M0SCL	Loopback I <sup>2</sup> C Master 0 Clock	Open Drain Output
			7	M1SCL	ILoopback I <sup>2</sup> C Master 1 Clock	Open Drain Output