

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China












APT13F120B APT13F120S

1200V, 14A, 1.2Ω Max t_{rr}, ≤250ns

N-Channel FREDFET

Power MOS 8 $^{\text{Im}}$ is a high speed, high voltage N-channel switch-mode power MOSFET. This 'FREDFET' version has a drain-source (body) diode that has been optimized for high reliability in ZVS phase shifted bridge and other circuits through reduced t_{rr} , soft recovery, and high recovery dv/dt capability. Low gate charge, high gain, and a greatly reduced ratio of C_{rss}/C_{iss} result in excellent noise immunity and low switching loss. The intrinsic gate resistance and capacitance of the poly-silicon gate structure help control di/dt during switching, resulting in low EMI and reliable paralleling, even when switching at very high frequency.



Single die FREDFET



FEATURES

- · Fast switching with low EMI
- · Low trr for high reliability
- · Ultra low Crss for improved noise immunity
- · Low gate charge
- · Avalanche energy rated
- RoHS compliant

TYPICAL APPLICATIONS

- · ZVS phase shifted and other full bridge
- · Half bridge
- · PFC and other boost converter
- Buck converter
- · Single and two switch forward
- Flyback

Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit
L	Continuous Drain Current @ T _C = 25°C	14	
'D	Continuous Drain Current @ T _C = 100°C	9	А
I _{DM}	Pulsed Drain Current ^①	50	
V _{GS}	Gate-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy ©	1070	mJ
I _{AR}	Avalanche Current, Repetitive or Non-Repetitive	7	Α

Thermal and Mechanical Characteristics

Symbol	Characteristic		Тур	Max	Unit	
P _D	Total Power Dissipation @ T _C = 25°C	625		W		
$R_{\theta JC}$	Junction to Case Thermal Resistance			0.20	°C/W	
R _{ecs}	Case to Sink Thermal Resistance, Flat, Greased Surface		0.11		C/VV	
T _J ,T _{STG}	Operating and Storage Junction Temperature Range	-55		150	- °C	
T _L	Soldering Temperature for 10 Seconds (1.6mm from case)			300		
W _T	Package Weight		0.22		OZ	
			6.2		g	
Torque	Mounting Torque (TO-247 Package), 6-32 or M3 screw			10	in·lbf	
				1.1	N·m	

Symbol	Parameter	Test Conditions		Min	Тур	Max	Unit
V _{BR(DSS)}	Drain-Source Breakdown Voltage	V _{GS} = 0V, I _D = 250μA		1200			V
$\Delta V_{BR(DSS)} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	Reference to 25°C, $I_D = 250\mu A$			1.41		V/°C
R _{DS(on)}	Drain-Source On Resistance [®]	V _{GS} = 10V, I _D = 7A			.91	1.2	Ω
V _{GS(th)}	Gate-Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 1 \text{mA}$		2.5	4	5	V
$\Delta V_{GS(th)}/\Delta T_{J}$	Threshold Voltage Temperature Coefficient				-10		mV/°C
	Zero Gate Voltage Drain Current	V _{DS} = 1200V	T _J = 25°C			250	
DSS		V _{GS} = 0V	T _J = 125°C			1000	μA
I _{GSS}	Gate-Source Leakage Current	V _{GS} = ±30V				±100	nA

Dynamic Characteristics


T_{.I} = 25°C unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
9 _{fs}	Forward Transconductance	V _{DS} = 50V, I _D = 7A		15		S
C _{iss}	Input Capacitance			4765		pF
C _{rss}	Reverse Transfer Capacitance	$V_{GS} = 0V, V_{DS} = 25V$ f = 1MHz		55		
C _{oss}	Output Capacitance			350		
C _{o(cr)} ④	Effective Output Capacitance, Charge Related	., ., ., ., ., ., ., ., ., ., ., ., ., .		135		
C _{o(er)} ⑤	Effective Output Capacitance, Energy Related	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 800V$		70		
Q_g	Total Gate Charge	$V_{GS} = 0 \text{ to } 10V, I_{D} = 7A,$ $V_{DS} = 600V$		145		nC
Q_{gs}	Gate-Source Charge			24		
Q_{gd}	Gate-Drain Charge	V _{DS} = 000V		70		
t _{d(on)}	Turn-On Delay Time	Resistive Switching $V_{DD} = 800V, \ I_{D} = 7A$ $R_{G} = 4.7\Omega^{\scriptsize{\textcircled{\tiny 6}}}, \ V_{GG} = 15V$		26		ns
t _r	Current Rise Time			15		
t _{d(off)}	Turn-Off Delay Time			85		
t _f	Current Fall Time			24		


Source-Drain Diode Characteristics


Symbol	Parameter	Test Cond	Min	Тур	Max	Unit	
I _s	Continuous Source Current (Body Diode)	MOSFET symbol showing the	ǰD			14	А
I _{SM}	Pulsed Source Current (Body Diode) ^①	integral reverse p-n junction diode (body diode)	S S			50	A
V _{SD}	Diode Forward Voltage	$I_{SD} = 7A, T_{J} = 25^{\circ}C, V_{GS} = 0V$				1.2	V
t _{rr}	Reverse Recovery Time		T _J = 25°C			250	no
, it.		$I_{SD} = 7A^{\textcircled{3}}$ $di_{SD}/dt = 100A/\mu s$	T _J = 125°C			520	ns
Q _{rr}	Reverse Recovery Charge		T _J = 25°C		1.12		
G _{rr}			T _J = 125°C		3.03		μC
	Reverse Recovery Current		T _J = 25°C		10		Α
'rrm			T _J = 125°C		13.5		_ A
dv/dt	Peak Recovery dv/dt	I_{SD} ≤ 7A, di/dt ≤1000A/µs, V_{DD} = 800V, T_{J} = 125°C				25	V/ns

- ① Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.
- ② Starting at T_J = 25°C, L = 43.59mH, R_G = 25 Ω , I_{AS} = 7A.
- 3 Pulse test: Pulse Width < 380µs, duty cycle < 2%.</p>
- $\begin{array}{l} \textcircled{4} \quad C_{o(cr)} \text{ is defined as a fixed capacitance with the same stored charge as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ \textcircled{5} \quad C_{o(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ for any value of } V_{DS} \text{ less than } V_{(BR)DSS}, \text{ use this equation: } C_{O(er)} = -2.17\text{E}-7/V_{DS}^2 + 2.63\text{E}-8/V_{DS} + 3.74\text{E}-11. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored charge as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ with } V_{DS} = 67\% \text{ of } V_{(BR)DSS}. \\ O_{O(er)} \text{ is defined as a fixed capacitance with the same stored energy as } C_{OSS} \text{ of } V_{(BR)DSS}. \\ O_{O(er)}$
- ⑥ R_G is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)



50-8131 Rev D 8-2011









Figure 11. Maximum Effective Transient Thermal Impedance Junction-to-Case vs Pulse Duration

TO-247 (B) Package Outline


e1 SAC: Tin, Silver, Copper



Dimensions in Millimeters (Inches)

D³PAK Package Outline

@3 100% Sn Plated



Dimensions in Millimeters (Inches)