Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

APT15F50K_KF

500V, 15A, 0.39Ω Max, t_{rr} ≤190ns

N-Channel FREDFET

Power MOS 8™ is a high speed, high voltage N-channel switch-mode power MOSFET. This 'FREDFET' version has a drain-source (body) diode that has been optimized for high reliability in ZVS phase shifted bridge and other circuits through reduced t_{rr}, soft recovery, and high recovery dv/dt capability. Low gate charge, high gain, and a greatly reduced ratio of C_{rss}/C_{iss} result in excellent noise immunity and low switching loss. The intrinsic gate resistance and capacitance of the poly-silicon gate structure help control di/dt during switching, resulting in low EMI and reliable paralleling, even when switching at very high frequency.



Single die FREDFET

FEATURES

- **Fast switching with low EMI**
- **Low t_{rr} for high reliability**
- **Ultra low C_{rss} for improved noise immunity**
- **Low gate charge**
- **Avalanche energy rated**
- **RoHS compliant**

TYPICAL APPLICATIONS

- **ZVS phase shifted and other full bridge**
- **Half bridge**
- **PFC and other boost converter**
- **Buck converter**
- **Single and two switch forward**
- **Flyback**

Absolute Maximum Ratings

Symbol	Parameter	15F50K	15F50KF	Unit
I_D	Continuous Collector Current @ T_C = 25°C	15	6.2	A
	Continuous Collector Current @ T_C = 100°C	10	3.9	
I_{DM}	Pulsed Drain Current [1]	45	18.6	
V_{GS}	Gate-Source Voltage [2]	±30		V
E_{AS}	Single Pulse Avalanche Energy [2]	305		mJ
I_{AR}	Avalanche Current, Repetitive or Non-Repetitive	7		A

Thermal and Mechanical Characteristics

Symbol	Parameter	Min	Typ	Max	Unit
P_D	Power Dissipation (T_C = 25°C) [K]			223	W
	Power Dissipation (T_C = 25°C) [KF]			37	
$R_{\theta JC}$	Junction to Case Thermal Resistance [K]			0.56	°C/W
$R_{\theta JC}$	Junction to Case Thermal Resistance [KF]			3.3	
$R_{\theta CS}$	Case to Sink Thermal Resistance, Flat, Greased Surface		0.11		
T_J,T_{STG}	Operating and Storage Junction Temperature Range	-55		150	°C
T_L	Soldering Temperature for 10 Seconds (1.6mm from case)			300	
W_T	Package Weight		0.07		oz
			1.2		g
Torque	Mounting Torque (TO-220 Package), 4-40 or M3 screw			10	in·lbf
				1.1	N·m

Static Characteristics T_J = 25°C unless otherwise specified APT15F50K_KF

Symbol	Parameter	Test Conditions		Min	Typ	Max	Unit
$V_{BR(DSS)}$	Drain-Source Breakdown Voltage	V_{GS} = 0V, I_D = 250µA		500			V
$\Delta V_{BR(DSS)}/\Delta T_J$	Breakdown Voltage Temperature Coefficient	Reference to 25°C, I_D = 250µA			0.60		V/°C
$R_{DS(on)}$	Drain-Source On Resistance③	V_{GS} = 10V, I_D = 7A			0.33	0.39	Ω
$V_{GS(th)}$	Gate-Source Threshold Voltage	V_{GS} = V_{DS}, I_D = 0.5mA		2.5	4	5	V
$\Delta V_{GS(th)}/\Delta T_J$	Threshold Voltage Temperature Coefficient				-10		mV/°C
I_{DSS}	Zero Gate Voltage Drain Current	V_{DS} = 500V	T_J = 25°C			250	µA
		V_{GS} = 0V	T_J = 125°C			1000	
I_{GSS}	Gate-Source Leakage Current	V_{GS} = ±30V				±100	nA

Dynamic Characteristics T_J = 25°C unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ	Max	Unit
g_{fs}	Forward Transconductance	V_{DS} = 50V, I_D = 7A		11		S
C_{iss}	Input Capacitance	V_{GS} = 0V, V_{DS} = 25V f = 1MHz		2250		pF
C_{rss}	Reverse Transfer Capacitance			30		
C_{oss}	Output Capacitance			240		
$C_{o(cr)}$ ④	Effective Output Capacitance, Charge Related	V_{GS} = 0V, V_{DS} = 0V to 333V		140		
$C_{o(er)}$ ⑤	Effective Output Capacitance, Energy Related			70		
Q_g	Total Gate Charge	V_{GS} = 0 to 10V, I_D = 7A, V_{DS} = 250V		55		nC
Q_{gs}	Gate-Source Charge			13		
Q_{gd}	Gate-Drain Charge			26		
$t_{d(on)}$	Turn-On Delay Time	**Resistive Switching** V_{DD} = 333V, I_D = 7A R_G = 10Ω⑥, V_{GG} = 15V		10		ns
t_r	Current Rise Time			12		
$t_{d(off)}$	Turn-Off Delay Time			26		
t_f	Current Fall Time			8		

Source-Drain Diode Characteristics

Symbol	Parameter		Test Conditions		Min	Typ	Max	Unit
I_S	Continuous Source Current (Body Diode)	K	MOSFET symbol showing the integral reverse p-n junction diode (body diode) 				15	A
		KF					6.2	
I_{SM}	Pulsed Source Current (Body Diode)①	K					45	
		KF					18.6	
V_{SD}	Diode Forward Voltage③		I_{SD} = 7A, T_J = 25°C, V_{GS} = 0V				1.0	V
t_{rr}	Reverse Recovery Time		I_{SD} = 7A③ V_{DD} = 100V di_{SD}/dt = 100A/µs	T_J = 25°C			190	ns
				T_J = 125°C			340	
Q_{rr}	Reverse Recovery Charge			T_J = 25°C		0.54		µC
				T_J = 125°C		1.27		
I_{rrm}	Reverse Recovery Current			T_J = 25°C		5.9		A
				T_J = 125°C		7.9		
dv/dt	Peak Recovery dv/dt		I_{SD} ≤ 7A, di/dt ≤1000A/µs, V_{DD} = 333V, T_J = 125°C				20	V/ns

① Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.

② Starting at T_J = 25°C, L = 12.45mH, R_G = 25Ω, I_{AS} = 7A.

③ Pulse test: Pulse Width < 380µs, duty cycle < 2%.

④ $C_{o(cr)}$ is defined as a fixed capacitance with the same stored charge as C_{OSS} with V_{DS} = 67% of $V_{(BR)DSS}$.

⑤ $C_{o(er)}$ is defined as a fixed capacitance with the same stored energy as C_{OSS} with V_{DS} = 67% of $V_{(BR)DSS}$. To calculate $C_{o(er)}$ for any value of V_{DS} less than $V_{(BR)DSS}$, use this equation: $C_{o(er)}$ = -5.22E-8/V_{DS}^2 + 1.21E-8/V_{DS} + 3.48E-11.

⑥ R_G is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)



Figure 1, Output Characteristics



Figure 2, Output Characteristics



Figure 3, $R_{DS(ON)}$ vs Junction Temperature



Figure 4, Transfer Characteristics



Figure 5, Gain vs Drain Current



Figure 6, Capacitance vs Drain-to-Source Voltage



Figure 7, Gate Charge vs Gate-to-Source Voltage



Figure 8, Reverse Drain Current vs Source-to-Drain Voltage



Figure 9, 15F50K Forward Safe Operating Area



Figure 10, 15F50KF Forward Safe Operating Area



Figure 11, 15F50K -Maximum Effective Transient Thermal Impedance Junction-to-Case vs Pulse Duration



Figure 12, 15F50KFMaximum Effective Transient Thermal Impedance, Junction-To-Case vs Pulse Duration

TO-220 (K) Package Outline
e3 100% Sn Plated



Dimensions in Millimeters and (Inches)

TO-220 (KF) Package Outline
e3 100% Sn Plated