

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China












APT37F50B APT37F50S

500V, 37A, 0.15Ω Max, t_{rr}, ≤250ns

N-Channel FREDFET

Power MOS 8 $^{\text{Im}}$ is a high speed, high voltage N-channel switch-mode power MOSFET. This 'FREDFET' version has a drain-source (body) diode that has been optimized for high reliability in ZVS phase shifted bridge and other circuits through reduced t_{rr} , soft recovery, and high recovery dv/dt capability. Low gate charge, high gain, and a greatly reduced ratio of C_{rss}/C_{iss} result in excellent noise immunity and low switching loss. The intrinsic gate resistance and capacitance of the poly-silicon gate structure help control di/dt during switching, resulting in low EMI and reliable paralleling, even when switching at very high frequency.



Single die FREDFET



FEATURES

- · Fast switching with low EMI
- · Low trr for high reliability
- Ultra low C_{rss} for improved noise immunity
- · Low gate charge
- · Avalanche energy rated
- RoHS compliant

TYPICAL APPLICATIONS

- · ZVS phase shifted and other full bridge
- · Half bridge
- · PFC and other boost converter
- Buck converter
- · Single and two switch forward
- Flyback

Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit
L	Continuous Drain Current @ T _C = 25°C	37	
'D	Continuous Drain Current @ T _C = 100°C	24	А
I _{DM}	Pulsed Drain Current ^①	115	
V _{GS}	Gate-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy ©	780	mJ
I _{AR}	Avalanche Current, Repetitive or Non-Repetitive	18	А

Thermal and Mechanical Characteristics

Symbol	Characteristic	Min	Тур	Max	Unit	
P _D	Total Power Dissipation @ T _C = 25°C			520	W	
$R_{\theta JC}$	Junction to Case Thermal Resistance			0.24	°C/W	
R _{ecs}	Case to Sink Thermal Resistance, Flat, Greased Surface		0.11			
T_J , T_{STG}	Operating and Storage Junction Temperature Range	-55		150	- °C	
T _L	Soldering Temperature for 10 Seconds (1.6mm from case)			300		
W _T	Package Weight		0.22		OZ	
			6.2		g	
Torque	Mounting Torque (TO-247 Package), 6-32 or M3 screw			10	in∙lbf	
				1.1	N·m	

Symbol	Parameter	Test Conditions		Min	Тур	Max	Unit
V _{BR(DSS)}	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_{D} = 250\mu A$		500			V
$\Delta V_{BR(DSS)} / \Delta T_{J}$	Breakdown Voltage Temperature Coeff cient	Reference to 25°C, I _D = 250µA			0.60		V/°C
R _{DS(on)}	Drain-Source On Resistance ^③	V _{GS} = 10V, I _D = 18A			0.13	0.15	Ω
V _{GS(th)}	Gate-Source Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 1 \text{mA}$		2.5	4	5	V
$\Delta V_{GS(th)}/\Delta T_{J}$	Threshold Voltage Temperature Coeff cient				-10		mV/°C
,	Zero Gate Voltage Drain Current	V _{DS} = 500V	T _J = 25°C			250	μA
DSS		V _{GS} = 0V	T _J = 125°C		·	1000] μΑ
I _{GSS}	Gate-Source Leakage Current	V _{GS} = ±30V			·	±100	nA

Dynamic Characteristics

T_{.I} = 25°C unless otherwise specified


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
9 _{fs}	Forward Transconductance	V _{DS} = 50V, I _D = 18A		27		S	
C _{iss}	Input Capacitance	V 0V V 05V		5710			
C_{rss}	Reverse Transfer Capacitance	$V_{GS} = 0V, V_{DS} = 25V$ f = 1MHz		75			
C _{oss}	Output Capacitance	1 11112		615			
$C_{o(cr)} @$	Effective Output Capacitance, Charge Related	V = 0V V = 0V/t= 222V		355		pF	
C _{o(er)} ⑤	Effective Output Capacitance, Energy Related	$V_{GS} = 0V, V_{DS} = 0V \text{ to } 333V$		180			
Q _g	Total Gate Charge	\/ 0.1 40\/ 1 40A		145			
Q_{gs}	Gate-Source Charge	$V_{GS} = 0 \text{ to } 10V, I_{D} = 18A,$		32		nC	
Q_{gd}	Gate-Drain Charge	V _{DS} = 250V		65			
t _{d(on)}	Turn-On Delay Time	Resistive Switching		25			
t _r	Current Rise Time	V _{DD} = 333V, I _D = 18A		29		ne	
t _{d(off)}	Turn-Off Delay Time	$R_{G} = 4.7\Omega^{\textcircled{6}}, V_{GG} = 15V$		65		ns	
t _f	Current Fall Time			21			

Source-Drain Diode Characteristics


Symbol	Parameter	Test Condition	s Min	Тур	Max	Unit
Is	Continuous Source Current (Body Diode)	MOSFET symbol showing the integral reverse p-n	G P		37	А
I _{SM}	Pulsed Source Current (Body Diode) ^①	junction diode (body diode)	SU III		115	A
V _{SD}	Diode Forward Voltage	I _{SD} = 18A, T _J = 25°C, V _G	S = 0V		1.2	V
t _{rr}	Reverse Recovery Time	T _J = 2	25°C		250	ns
īrr		, , , , , , , , , , , , , , , , , , ,	125°C		450] 115
Q _{rr}	Reverse Recovery Charge	$I_{SD} = 18A^{\odot}$ $T_{J} = 3$	25°C	0.88		μC
~rr		$di_{SD}/dt = 100A/\mu s$ $T_J = 1$	125°C	2.18		μΟ
	Reverse Recovery Current	$V_{DD} = 100V$ $T_{J} = 3$	25°C	8.4	,	Α
'rrm		T _J = 1	125°C	11.8		^
dv/dt	Peak Recovery dv/dt	$I_{SD} \le 18A$, di/dt $\le 1000A/\mu s$, V_{DD} $T_{J} = 125^{\circ}C$	₀ = 333V,		20	V/ns


- (1) Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.
- ② Starting at T_J = 25°C, L = 4.81mH, R_G = 25 Ω , I_{AS} = 18A.
- ③ Pulse test: Pulse Width < 380μs, duty cycle < 2%.
- (4) $C_{o(cr)}$ is defined as a fixed capacitance with the same stored charge as C_{OSS} with V_{DS} = 67% of $V_{(BR)DSS}$. (5) $C_{o(er)}$ is defined as a fixed capacitance with the same stored energy as C_{OSS} with V_{DS} = 67% of $V_{(BR)DSS}$. To calculate $C_{o(er)}$ for any value of V_{DS} less than $V_{(BR)DSS}$, use this equation: $C_{o(er)} = -1.33E-7/V_{DS}^2 + 3.06E-8/V_{DS} + 8.83E-11$.
- ⑥ R_G is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)


050-8125 Rev D 8-2011



050-8125 Rev D 8-2011








TO-247 (B) Package Outline


@1 SAC: Tin, Silver, Copper



Dimensions in Millimeters (Inches)

D³PAK Package Outline

@3 100% Sn Plated



Dimensions in Millimeters (Inches)