imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China







1000V, 5A 2.8Ω Max, Trr ≤ 155nS

N-Channel FREDFET

POWER MOS 8[®] is a high speed, high voltage N-channel switch-mode power MOSFET. This 'FREDFET' version has a drain-source (body) diode that has been optimized for high reliability in ZVS phase shifted bridge and other circuits through reduced trr, soft recovery, and high recovery dv/dt capability. Low gate charge, high gain, and a greatly reduced ratio of Crss/Ciss result in excellent noise immunity and low switching loss. The intrinsic gate resistance and capacitance of the poly-silicon gate structure help control di/dt during switching, resulting in low EMI and reliable paralleling, even when switching at very high frequency.

APT5F100K םכ Single die FREDFET

FEATURES

- · Fast switching with low EMI
- · Low trr for high reliability
- Ultra low C_{rss} for improved noise immunity
- · Low gate charge
- · Avalanche energy rated
- RoHS compliant *J*

TYPICAL APPLICATIONS

- · ZVS phase shifted and other full bridge
- · Half bridge
- · PFC and other boost converter
- · Buck converter
- · Single and two switch forward
- Flyback

Absolute Maximum Ratings

Symbol	Parameter	Ratings	Unit
L	Continuous Drain Current @ T _C = 25°C	5	
D	Continuous Drain Current @ T _C = 100°C	3	A
I _{DM}	Pulsed Drain Current [®]	20	
V _{GS}	Gate-Source Voltage	±30	V
E _{AS}	Single Pulse Avalanche Energy ©	310	mJ
I _{AR}	Avalanche Current, Repetitive or Non-Repetitive	3	A

Thermal and Mechanical Characteristics

Symbol	Characteristic	Min	Тур	Мах	Unit	
P _D	Total Power Dissipation @ $T_{C} = 25^{\circ}C$			225	W	
$R_{_{ extsf{ heta}JC}}$	Junction to Case Thermal Resistance			035 °C/W		
$R_{_{ hetaCS}}$	Case to Sink Thermal Resistance, Flat, Greased Surface		0.15		C/W	
T _J ,T _{STG}	Operating and Storage Junction Temperature Range	-55		150	°C	
Τ _L	Soldering Temperature for 10 Seconds (1.6mm from case)			300		
W _T	Package Weight		0.22		oz	
			6.2		g	
Torque	Mounting Targue (TO 247 Deckage) 4.40 or M2 corour			10	in∙lbf	
	Mounting Torque (TO-247 Package), 4-40 or M3 screw			1.1	N∙m	

Static Characteristics

T_{.I} = 25°C unless otherwise specified

APT5F100K

Symbol	Parameter	Test Conditions		Min	Тур	Мах	Unit
V _{BR(DSS)}	Drain-Source Breakdown Voltage	$V_{GS} = 0V, I_{D} = 250 \mu A$		1000			V
$\Delta V_{BR(DSS)} / \Delta T_{J}$	Breakdown Voltage Temperature Coefficient	Reference to 25°C, $I_D = 250 \mu A$			1.15		V/°C
R _{DS(on)}	Drain-Source On Resistance ^③	V _{GS} = 10V, I _D = 3A			2.4	2.8	Ω
V _{GS(th)}	Gate-Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 0.5$ mA		2.5	4	5	V
$\Delta V_{GS(th)} / \Delta T_{J}$	Threshold Voltage Temperature Coefficient				-10		mV/°C
	Zara Cata Valtaga Drain Currant	V _{DS} = 500V	T _J = 25°C			250	
DSS	Zero Gate Voltage Drain Current	V _{GS} = 0V	T _J = 125°C			1000	μA
I _{GSS}	Gate-Source Leakage Current	$V_{GS} = \pm 30V$				±100	nA

Dynamic Characteristics

T_J = 25°C unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Тур	Мах	Unit
9 _{fs}	Forward Transconductance	V _{DS} = 50V, I _D = 3A		5.6		S
C _{iss}	Input Capacitance			1409		
C _{rss}	Reverse Transfer Capacitance	V _{GS} = 0V, V _{DS} = 25V f = 1MHz		19		
C _{oss}	Output Capacitance	1 111112		118		
C _{o(cr)} ④	Effective Output Capacitance, Charge Related			48		pF
C _{o(er)} (5)	Effective Output Capacitance, Energy Related	V_{GS} = 0V, V_{DS} = 0V to 500V		25		
Q _g	Total Gate Charge			43		nC
Q _{gs}	Gate-Source Charge	$V_{GS} = 0 \text{ to } 10V, I_{D} = 6A,$		7.6		
Q _{gd}	Gate-Drain Charge	$V_{\rm DS} = 500V$		21		
t _{d(on)}	Turn-On Delay Time	Resistive Switching		23		
t _r	Current Rise Time	V _{DD} = 666V, I _D = 3		21		ne
t _{d(off)}	Turn-Off Delay Time	$R_{G}^{}$ = 2.20 [®] , $V_{GG}^{}$ = 15V		72		ns
t _f	Current Fall Time	1		21		

Source-Drain Diode Characteristics

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
۱ _s	Continuous Source Current (Body Diode)	MOSFET symbol showing the			5.4	A
I _{SM}	Pulsed Source Current (Body Diode) ^①	integral reverse p-n junction diode (body diode)			20	
V _{SD}	Diode Forward Voltage	$I_{SD} = 3A, T_{J} = 25^{\circ}C, V_{GS} = 0V$			1.3	V
t _{rr}		T _J = 25°C		130	155	20
'n	Reverse Recovery Time	T _J = 125°C		199	247	ns
Q _{rr}	Reverse Recovery Charge	$I_{SD} = 3A^{(3)}$ $T_J = 25^{\circ}C$		0.4		
en e		$di_{SD}/dt = 100A/\mu s$ $T_J = 125^{\circ}C$		0.8		μC
I _{rrm}	Reverse Recovery Current	$V_{DD} = 100V$ $T_{J} = 25^{\circ}C$		6		A
		T _J = 125°C		8		A
dv/dt	Peak Recovery dv/dt	I _{SD} ≤ 3A, di/dt ≤1000A/µs, V _{DD} = 400V, T _J = 125°C			25	V/ns

(1) Repetitive Rating: Pulse width and case temperature limited by maximum junction temperature.

(2) Starting at $T_J = 25^{\circ}C$, L = 69mH, $R_G = 25\Omega$, $I_{AS} = 3A$.

(3) Pulse test: Pulse Width < 380μ s, duty cycle < 2%.

(4) C_{o(cr)} is defined as a fixed capacitance with the same stored charge as C_{OSS} with V_{DS} = 67% of V_{(BR)DSS}.
(5) C_{o(er)} is defined as a fixed capacitance with the same stored energy as C_{OSS} with V_{DS} = 67% of V_{(BR)DSS}. To calculate C_{o(er)} for any value of V_{DS} less than V_{(BR)DSS}, use this equation: C_{o(er)} = -3.43E-8/V_{DS}² + 1.44E-8/V_{DS} + 5.38E-11.

6 R_G is external gate resistance, not including internal gate resistance or gate driver impedance. (MIC4452)

Microsemi reserves the right to change, without notice, the specifications and information contained herein.











