# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# Datasheet

# AS1160/AS1161 20MHz - 66MHz, 10-Bit Bus, IEEE 1149.1 (JTAG) Compliant LVDS Serializer/Deserializer

# **1** General Description

The AS1160 (serializer) is designed to convert 10-bit wide parallel LVCMOS/LVTTL data bus signals into a single high-speed LVDS serial data stream with clock. The AS1161 (deserializer) transforms the high-speed LVDS serial data stream back into a 10-bit wide parallel data bus with recovered parallel clock.

Both devices are compliant with IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture (including the defined boundary-scan test logic and test access port consisting of Test Data Input, Test Data Out, and Test Mode Select, Test Clock, and Test Reset).

The devices also feature an at-speed BIST mode which allows the interconnects between the serializer and deserializer to be verified at-speed.

The single differential-pair data-path makes PCB design easier, and reduced cable/PCB-trace count and connector size significantly reduce cost. Since one output transmits clock and data bits serially, clock-to-data and datato-data skew are eliminated.

Powerdown mode reduces supply current when both devices are idle.

Both devices are available in a CTBGA 49-bumps pin package.


# 2 Key Features

- Serial Bus LVDS Data Rate: 660 Mbps @ 66MHz Clock
- 10-bit Parallel Interface
- Synchronization Mode and Lock Indicator
- Programmable Edge Trigger on Clock
- High Impedance on Rx Inputs during Poweroff
- Bus LVDS Serial Output Load: 28Ω
- IEEE 1149.1 (JTAG) Compliant and At-Speed BIST Test Mode
- Clock Recovery from PLL Lock to Random Data Patterns
- Guaranteed Transition each Data Transfer Cycle
- Chipset (Tx + Rx) Power Consumption: < 500 mW</li>
  @ 66MHz
- Single Differential-Pair eliminates Multi-Channel Skew
- Flow-Through Pinout for Simple PCB Layout
- Small CTBGA 49-bumps Package

# **3** Applications

The devices are ideal for cellular phone base stations, add drop muxes, digital cross-connects. DSLAMs, networkswitches and routers or backplane interconnect.

Figure 1. Block Diagrams



# Contents

1	General Description	1
2	Key Features	1
3	Applications	1
	Contents	2
4	Pinout	3
	Pin Assignments and Descriptions	3
5	Absolute Maximum Ratings	
	Electrical Characteristics	
	Serializer Timing Requirements for TCLK	6
	Serializer Switching Characteristics	6
	Deserializer Electrical Characteristics	7
	Deserializer Timing Requirements for REFCLK	8
	Deserializer Switching Characteristics	
	Scan Circuitry Timing Requirements	9
		10
8	Typical Operating Characteristics AS1161	. 11
9	Timing Diagrams	.12
10	) Detailed Description	.19
	Initialization	19
	Data Transfer	20
	Resynchronization	21
	Powerdown	21
	Tri-State	21
11	Application Information	22
	Power Considerations	22
	Powering up the Deserializer	22
	Transmitting Data	22
	Noise Margin	23
	Lock Loss Recovery	23
	Hot Insertion	23
	PCB Considerations	24
	Transmission Media	24
	Failsafe Biasing	25
	Signal Integrity	25
	JTAG Test Modes	26
	SAMPLE/PRELOAD	. 26
	BYPASS	
	EXTEST	
	IDCODE	
	RUNBIST	
	2 Package Drawings and Markings	27
-13	3 Ordering Information	28

# 4 Pinout

# **Pin Assignments and Descriptions**

Figure 2. AS1160 Pin Assignments (Top View)

Í	(A1) (A2) (A3) (A4) (A5) (A6) (A7)
	DĞND N/C DINO SYNC1 AVDD AVDD N/C
	B1  B2  B3  B4  B5  B6  B7    DIN1  N/C  SYNC2  AVDD  AGND  AGND  AVDD
	C1 C2 C3 C4 C5 C6 C7 DIN3 DGND DVDD DVDD N/C AGND PWDNN
	D1 D2 D3 D4 D5 D6 D7
	$\begin{array}{cccccccccccccccccccccccccccccccccccc$
	(E1) (E2) (E3) (E4) (E5) (E6) (E7) DIN7 DIN6 TMS TCLK DVDD DGND AGND
	(F1)  (F2)  (F3)  (F4)  (F5)  (F6)  (F7)    TDI  DIN8  TCK  DIN9  DGND  N/C  AGND
	(G1)  (G2)  (G3)  (G4)  (G5)  (G6)  (G7)
	TDO TRSTNTCKR/FN DGND AVDD N/C N/C

Table 1. AS1160 Pin Descriptions

Pin Number	Pin Name	Description
	DIN0:DIN9	<b>Data Input.</b> LVTTL levels inputs. Data on these pins are loaded into a 10-bit input register.
	TCKR/FN	<b>Transmit Clock Rising/Falling Strobe Select.</b> LVTTL level input. Selects TCLK active edge for strobing of DIN <i>x</i> data. 1 = Rising edge. 0 = Falling edge.
	DO+	+ Serial Data Output. Non-inverting Bus LVDS differential output.
	DO-	- Serial Data Output. Inverting Bus LVDS differential output.
	DEN	Serial Data Output Enable. LVTTL level input. If DEN is set to logic low the Bus LVDS outputs are in tri-state condition.
	PWDNN	<b>Powerdown.</b> LVTTL level input. Driving this pin low shuts down the PLL, tri-states the outputs and puts the device into low power sleep mode.
	TCLK	Transmit Clock. LVTTL level input. Input for 20MHz to 66MHz system clock.
See Figure 2	SYNC1, SYNC2	<b>Synchronization.</b> LVTTL level input. Assertion of SYNC (high) for at least 5 clock cycles to be transmit a synchronization signal (SYNCPAT) on the Bus LVDS serial output. Synchronization symbols continue to be sent if SYNC <i>x</i> continues to be asserted. SYNC1 and SYNC2 pins are combined through an OR gate.
	DVDD	+3.0V to +3.6V Digital Circuit Power Supply. This is the supply for all digital circuitry.
	DGND	Digital Circuit Ground. GND reference point for the digital part of the AS1160.
	AVDD	+3.0V to +3.6V Analog Power Supply (PLL and Analog Circuits). AVDD and DVDD should be at the same potential and must not be more than 0.3V apart even on transient basis. Both supplys should be decoupled by a capacitor of typically 10nF.
	AGND	Analog Ground (PLL and Analog Circuits).
	TDI	IEEE 1149.1 Test Data Input
	TDO	IEEE 1149.1 Test Data Output
	TMS	IEEE 1149.1 Test Mode Select Input
	TCK	IEEE 1149.1 Test Clock Input
	TRSTN	IEEE 1149.1 Test Reset Input
	N/C	No Connection. Leave open-circuit, do not connect these pins.

٦

### Figure 3. AS1161 Pin Assignments (Top View)

(A1) (A2) (A3) (A4) (A5) (A6) (A7) DGND N/C REFCLK AGND ROUT1 DGND DVDD	
B1 B2 B3 B4 B5 B6 B7 AVDD AGND RCKR/FN ROUT2 DGND ROUT3 DVDD	
C1C2C3C4C5C6C7RI-AVDDN/CROUT0DVDDDVDDROUT4	
D1 D2 D3 D4 D5 D6 D7 REN RI+ PWDNN N/C DVDD ROUT5 DGND	
E1 E2 E3 E4 E5 E6 E7 LOCKN RCLK N/C DGND TCK TRSTN DGND	
(F1) (F2) (F3) (F4) (F5) (F6) (F7) AVDD AVDD AGND AGND ROUT8 TDI ROUT6	
(G1) (G2) (G3) (G4) (G5) (G6) (G7) AVDD AGND DGND ROUT9 ROUT7 TDO TMS	

Table 2. AS1161 Pin Descriptions

Pin Number	Pin Name	Description				
	ROUT0:ROUT9	Data Output. ±4mA CMOS level outputs.				
	RCKR/FN	<b>Recovered Clock Rising/Falling Strobe Select.</b> LVTTL level input. Selects RCLK active edge for strobing of ROUT0:ROUT9 data. 1 = Rising edge.				
		0 = Falling edge.				
	REFCLK	Reference Clock Input. LVTTL level input. Input for 20MHz - 66MHz system clock.				
	RI+	+ Serial Data Input. Non-inverting Bus LVDS differential input.				
	RI-	- Serial Data Input. Inverting Bus LVDS differential input.				
	PWDNN	<b>Powerdown.</b> LVTTL level input. Driving this pin low shuts down the PLL, tri-states the outputs and puts the device into low power sleep mode.				
	LOCKN	<b>Lock.</b> CMOS level output. This signal goes low when the deserializer PLL locks onto the embedded clock edge.				
	RCLK	ecovered Clock. CMOS level output. Parallel data rate clock recovered from mbedded clock. Used to strobe ROUT0:ROUT9.				
See Figure 3	REN	<b>Output Enable.</b> LVTTL level input. If REN is set to logic low ROUT0:ROUT9 and RCLK are in tri-state condition.				
	DVDD	+3.0V to +3.6V Digital Circuit Power Supply. This is the supply for all digital circuitry.				
	DGND	Digital Circuit Ground				
	AVDD	+3.0V to +3.6V Analog Power Supply (PLL and Analog Circuits). AVDD and DVDD should be at the same potential and must not be more than 0.3V apart even on transient basis. Both supplys should be decoupled by a capacitor of typically 10nF.				
	AGND	Analog Ground (PLL and Analog Circuits).				
	TDI	IEEE 1149.1 Test Data Input				
	TDO	IEEE 1149.1 Test Data Output				
	TMS	IEEE 1149.1 Test Mode Select Input				
	TCK	IEEE 1149.1 Test Clock Input				
	TRSTN	IEEE 1149.1 Test Reset Input				
	N/C	No Connection. Leave open-circuit, do not connect these pins.				

# **5 Absolute Maximum Ratings**

Stresses beyond those listed in Table 3 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Electrical Characteristics on page 6 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 3.	Absolute	Maximum	Ratings
----------	----------	---------	---------

Parameter	Min	Max	Units	Comments
AVDD, DVDD	-0.3	+4	V	
LVCMOS/LVTTL Input	-0.3	VDD + 0.3	V	
LVCMOS/LVTTL Output	-0.3	VDD + 0.3	V	
Bus LVDS Receiver Input/Output	-0.3	+3.9	V	
Bus LVDS Output Short-Circuit Duration		10	ms	
Power Dissipation		1.47	W	Derate at 11.8mW/ºC above 25ºC
ΑΙθ		85	ºC/W	
ESD	:	2	kV	HBM MIL-Std. 883E 3015.7 methods;
Operating Temperature	-40	+85	°C	
Storage Temperature	-65	+150	°C	
Junction Temperature		+150	°C	
Package Body Temperature		+260	٥C	The reflow peak soldering temperature (body temperature) specified is in accordance with <i>IPC/JEDEC J-STD-020D "Moisture/Reflow</i> <i>Sensitivity Classification for Non-Hermetic</i> <i>Solid State Surface Mount Devices".</i> The lead finish for Pb-free leaded packages is matte tin (100% Sn).

# **6 Electrical Characteristics**

AVDD = DVDD = 3V to 3.6V, TAMB = -40°C to +85°C, RLOAD=28 $\Omega$ , CLOAD = 10pF, typical values @ TAMB = +25°C and VDD = 3.3V (unless otherwise specified).

#### **Serializer Electrical Characteristics**

Table 4. Electrical Characteristics

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
Serializer L\	CMOS/LVTTL DC Specifica	tions (pins DINx, TCLK, PW	DNN, TCKR/FN	I, SYNC	1, SYN	C2, DEN	1)
Vін	High Level Input Voltage			2.0		Vdd	V
VIL	Low Level Input Voltage			GND		0.8	V
lin	Input Current	VIN = 0V or 3.6	δV	-1		+1	μA
Serializer B	us LVDS DC Specifications	(pins DO+ and DO-)					
Vod	Output Differential Voltage (DO+ to DO-)	Figure 34 on pag	e 18	200	360		mV
ΔVod	Output Differential Voltage Unbalance				1	35	mV
Vos	Offset Voltage			1.1	1.2	1.3	V
ΔVos	Offset Voltage Unbalance				2	35	mV
los	Output Short-Circuit Current	DO = 0V, DIN = High, PWDNN and DEN = VDD			-13	-20	mA
loz	Tri-State Output Current	PWDNN or DEN = GND, D	O = 0V or VDD	-1		+1	μA
lox	Power-Off Output Current	PWDNN = DEN = VDD = 0V, DO = 0V or 3.6V		-1		+1	μA
Serializer Su	upply Current (pins DVDD a	nd AVDD)					
ICCD	Serializer Supply Current	Figure 16 op page 12			35	50	mA
ICCD	(Worst Case) ICC-Pattern	Figure 16 on page 12 f = 66MHz		70	90	ША	
Іссхр	Serializer Supply Current (Powerdown)	PWDNN = GND, fclk = DC (off)			400	700	μA

#### Serializer Timing Requirements for TCLK

Table 5. Serializer Timing Requirements for TCLK

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fclk	Transmit Clock Freq.		20		66	MHz
<b>t</b> TCP	Transmit Clock Period	Figure 20 on page 12	15.15		50	ns
ttcdc	Transmit Clock Duty Cycle	Figure 20 on page 13	40		60	%
<b>t</b> CLKT	TCLK Input Transition Time			3	6	ns
tJI⊤	TCLK Input Jitter				150	ps (RMS)

#### **Serializer Switching Characteristics**

Table 6. Serializer Switching Characteristics<sup>1</sup>

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
<b>t</b> LLHT	Bus LVDS Low-to-High Transition Time	<b>Firme 10 an and 10</b>		0.25	0.4	ns
tlhlt	Bus LVDS High-to-Low Transition Time	Figure 18 on page 13		0.25	0.4	ns

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
tDIS	DINx Setup to TCLK Time	Figure 21 on page 13		0			ns
tDIH	DINx Hold from TCLK Time	rigule 21 on page	, 10	4			ns
tHZD	DO+, DO- High-to- Tri-State Delay				1.5	5	ns
tLZD	DO+, DO- Low-to- Tri-State Delay	Figure 22 on page	14 <sup>2</sup>		1.5	5	ns
tzнd	DO+, DO- Tri-State-to- High Delay	ga.o <u></u> o page			1.5	5	ns
tzld	DO+, DO- Tri-State-to- Low Delay	-			1.5	5	ns
tpwdl	PWDNN minimum low time after VDD is in regulation	Figure 23 on page 14		50			μs
tspw	SYNC Pulse Width	Figure 25 on page 15		5 x ttcp			ns
tPLD	Serializer PLL Lock Time	Figure 24 on page 14				400 x tтср	ns
tsD	Serializer Delay	Figure 26 on page 15		tTCP/2	ttcp/2 + 3	tTCP/2 + 5	ns
tDJIT	Deterministic Jitter (p-p)		f = 20MHz		150	300	ps (pp)
LDJII	(Worst Case) ICC-Pättern	Figure 32 on page 18	f = 66MHz		50	100	ps (pp)
tout	Random Jitter		f = 20MHz		25	45	ps
trjit	(Worst Case) ICC-Pattern		f = 66MHz		8	15	(RMS)

Table 6. S	erializer S	Switching	Characteristics <sup>1</sup>
------------	-------------	-----------	------------------------------

 $\label{eq:constraint} \textbf{1}. \ \textbf{Guaranteed by simulation and characterization}.$ 

2. Because the serializer is in tri-state mode, the deserializer will lose PLL lock and have to resynchronize before data transfer.

#### **Deserializer Electrical Characteristics**

AVDD = DVDD = 3V to 3.6V, TAMB = -40°C to +85°C, RLOAD=28 $\Omega$ , CLOAD = 15pF, Receiver Input Range: 0V to 2.4V, typical values @ TAMB = +25°C and VDD = 3.3V (unless otherwise specified).

Table 7. Electrical Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit		
Deserializer Bus LVDS DC Specifications (pins RI+ and RI-)								
Vтн	Differential Threshold High Voltage	VCM = +1.2V		+10	+75	mv		
Vtl	Differential Threshold Low Voltage		-75	-20		IIIV		
lin	Input Current	VIN = 2.4V, VDD = 3.6V or 0V	-1		+1			
IIIN	VIN = 0V, VDD = 3.6V  or  0V -		-1		+1	μA		
	<b>Deserializer LVCMOS/LVTTL DC Specifications</b> (input pins PWDNN, RCKR/FN, REN, REFCLK; output pins ROUT0:ROUT9, RCLK, LOCKN)							
Viн	High Level Input Voltage		2.0		Vdd	V		
VIL	Low Level Input Voltage		GND		0.8	V		
lin	Input Current	VIN = 0V or 3.6V	-1		+1	μA		

Symbol	Parameter	Conditions		Min	Тур	Max	Unit
lilr	Input Current, TMS, TDI, TRSTN inputs	VIN = 0V			-30	-60	μA
Vон	High Level Output Voltage	Iон = -4 mA		2.2	3.0	Vdd	V
Vol	Low Level Output Voltage	Iон = 4 mA		GND	0.25	0.5	V
los	Output Short Circuit Current	Vout = 0V		-15	-35	-60	mA
los	Output Short Circuit Current, TDO output			-80	-150	-220	mA
loz	Tri-State Output Current	PWDNN or REN = 0V, VOUT = 0V or VDD		-1		+1	μA
Deserializer	Supply Current (pins DVDD	and AVDD)					
ICCR	Deserializer Supply	f = 20MHz			45	60	mA
ICCR	Current (Worst Case)	Figure 17 on page 12	f = 66MHz		100	130	шА
ICCXR	Deserializer Supply Current (Powerdown)	PWDNN = 0V, REN = 0V			0.75	1.0	mA

#### Table 7. Electrical Characteristics (Continued)

### Deserializer Timing Requirements for REFCLK

Table 8. Deserializer Timing Requirements for REFCLK

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit
<b>f</b> RFCLK	REFCLK Frequency		20		66	MHz
tRFCP	REFCLK Period		15.15	Т	50	ns
tRFDC	REFCLK Duty Cycle		30	50	70	%
tRFCP/tTCP	REFCLK-to-TCLK Ratio		95	1	105	
tRFTT	REFCLK Transition Time			3	6	ns

### **Deserializer Switching Characteristics**

		1
Table 9.	Deserializer Switching Characteria	stics'

Symbol	Parameter	Conditions	Pin/ Frequency	Min	Тур	Max	Unit
tRCP	Receiver Out Clock Period	tRCP = tTCP, Figure 26 on page 15	RCLK	15.15		50	ns
<b>tCLH</b>	CMOS/TTL Low-to- High Transition Time	Eiguro 10 on page 12	RCLK, Rout <i>x</i> ,		1.5	4	ns
<b>tCHL</b>	CMOS/TTL High-to- Low Transition Time	Figure 19 on page 13	LOCKN		1.4	4	ns
		All temperatures, all frequencies		1.6 x trcp + 1.0		1.75 x tRCP + 7.0	
tDD		Room temperature, 3.3V	20MHz	1.6 x tRCP + 2.0	1.6 x trcp + 4.0	1.6 x tRCP + 6.0	ns
		Room temperature, 3.3V	66MHz	1.75 x tRCP + 2.0	1.75 x tRCP + 4.0	1.75 x tRCP + 6.0	
+D00		20MHz	0.4 x trcp	0.5 x trcp		20	
Before RCLK Time		Figure 28 on page 16	66MHz	0.38 x trcp	0.5 x trcp		ns
	Rout Data Valid After		20MHz	-0.4 x trcp	0.5 x trcp		
troн	RCLK Time	Figure 28 on page 16	66MHz	-0.38 x trcp	-0.5 x trcp		ns

Symbol	Parameter	Conditions	Pin/ Frequency	Min	Тур	Max	Unit
tRDC	RCLK Duty Cycle			45	50	55	ns
tHZR	High to Tri-State Delay		Rout <i>x</i>	3	6		ns
tLZR	Low to Tri-State Delay	Figure 00 on none 10	Rout <i>x</i>	3	6		ns
tzhr	Tri-State to High Delay	Figure 29 on page 16	Rout <i>x</i>	4	6		ns
tzlr	Tri-State to Low Delay		Rout <i>x</i>	4	6		ns
2	Deserializer PLL Lock		20MHz		5.2	7.5	μs
tDSR1 <sup>2</sup>	Time from PWDNN (with SYNCPAT)		66MHz		1.8	3	μs
2	Deserializer PLL Lock		20MHz		5.1	7.5	μs
tDSR2 <sup>2</sup>	Time from SYNCPAT	Figure 30 on page 17, Figure 31 on page 17	66MHz		1.9	3	μs
tzhlk	Tri-State to High Delay (Powerup)		LOCKN		4	12	ns
trclkl <sup>1</sup>	RCLK low time before LOCK achieved		RCLK		32xtRFCP		ns
. 3	Deserializer Noise	Eiguro 22 on page 19	20MHz	0.8	1		ns
trnm	Margin	Figure 33 on page 18	66MHz	200	300		ps

#### Table 9. Deserializer Switching Characteristics<sup>1</sup>

1. Guaranteed by simulation and characterization.

2. For the purpose of specifying deserializer PLL performance, tDSR1 and tDSR2 are specified with the REFCLK running and stable, and with specific conditions for the incoming data stream synchronization patterns (SYNC-PATs). The derserializer should be initialized using either tDSR1 or tDSR2.

tDSR1 is the time required for the deserializer to indicate lock upon power-up or when leaving the power-down mode. SYNCPATs should be sent to the device before initiating either condition.

tDSR2 is the time required to indicate lock for the powered-up and enabled deserializer when the input (RI+ and RI-) conditions change from not receiving data to receiving SYNCPATs.

3. tRNM is a measure of how much phase noise (jitter) the deserializer can tolerate in the incoming data stream before bit errors occur. The deserializer noise margin is guaranteed by design using statistical analysis.

#### **Scan Circuitry Timing Requirements**

Table 10. Scan Circuitry Timing Requirements


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
ftck	TCK Clock Frequency			25		MHz
t <sub>TCK</sub>	TCK Clock Period			40		ns
ts	TCK to TDI, TMS Setup Time		2.0			ns
tн	TCK to TDI, TMS Hold Time		3.0			ns
twн, tw∟	TCK Pulse Width, High or Low	Figure 15 on page 12	10.0			ns
twR	TRSTN Pulse Width, Low		2.5			ns
trec	TRSTN-to-TCK Recovery Time		2.0			ns
tD	TCK to TDO Delay				10	ns
tz	TCK to TDO High Z Delay				10	ns


**Note:** All limits are guaranteed. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods.




# 7 Typical Operating Characteristics AS1160

VDD = 3.6V, RLOAD =  $28\Omega$ , CLOAD = 10pF, TAMB =  $+25^{\circ}C$  (unless otherwise specified);





# 8 Typical Operating Characteristics AS1161







Figure 13. Supply Current vs Temperature



# 9 Timing Diagrams

Figure 15. JTAG Timing Diagram




Figure 16. Worst-Case Serializer ICC Test Pattern








Figure 17. Worst-Case Deserializer ICC Test Pattern












Figure 20. Serializer Input Clock Transition Time







Figure 21. Serializer Setup and Hold Times














Figure 24. Serializer PLL Lock Time and PWDNN Tri-State Delays



Datasheet - Timing Diagrams

*austriamicro*systems

#### Figure 25. SYNC Timing Delays



#### Figure 26. Serializer Delay








Figure 27. Deserializer Delay







#### Figure 29. Deserializer Tri-State Test Circuit and Timing Diagram






Figure 30. Deserializer PLL Lock Times and PWDNN Tri-State Delays

Figure 31. Deserializer PLL Lock Time from SYNCPAT







Figure 32. Definition of Deterministic Jitter (t<sub>DJIT</sub>)








#### Where:

tsw is the setup and hold time (internal data sampling window). tDJIT is the serializer output bit position jitter as a result of jitter on TCLK. tRNM is the receiver noise time margin.

Figure 34. Data Transfer Mode, Vod Diagram (Vod = DO+ - DO-)



# **10 Detailed Description**

The serializer/deserializer chipset transfers 10 parallel LVTTL data bits over a serial Bus LVDS link up to 660Mbps at clock speeds from 20MHz to 66MHz.

For the serializer, an on-board PLL serializes the input data and inserts two control bits (start & stop bit) into the data stream.

The deserializer uses a separate reference clock (REFCLK) and an onboard PLL to extract the clock information from the incoming data stream and then deserialize the data. The deserializer monitors the incoming clock information, determines lock status and asserts the LOCKN output high when loss of lock occurs.

Note: The chipset is also capable of driving data over unshielded twisted pair cable.

The chipset has three active states of operation:

- Initialization
- Data Transfer
- Resynchronization

The chipset also has two passive states:

- Powerdown
- Tri-State

Note: There are also test modes for JTAG access and at-speed BIST (built-in-self-test).

#### Initialization

Initialization of both devices must occur before data transmission begins. Initialization refers to synchronization of the serializer and deserializer PLLs to local clocks, which may be the same or separate. Afterwards, synchronization of the deserializer to the serializer occurs.

 When VDD is applied and reaches a stable value between +3.0V and +3.6V, the PWDNN of the serializer has to stay low for at least 50µs to ensure proper operation (see Figure 23 on page 14), the respective output enter tri-state. After PWDNN is high the PLL in the serializer begins locking to a local clock. When VDD is applied to the deserializer, the respective outputs enter tri-state and an on-chip power-on circuitry disables internal circuitry. When VDD reaches VDDOK (2.5V) the PLL in the deserializer begins locking to a local clock. For the serializer, the local clock is the transmited clock (TCLK) provided by the source ASIC or other device. For the deserializer, a local clock must be applied to pin REFCLK that can be provided by any source. The serializer outputs remain in tri-state while the PLL locks to the TCLK. After locking to TCLK, the serializer is now ready to send data or SYNCPATs (SYNC patterns), depending on the levels of the SYNC1 and SYNC2

inputs or a data stream. The SYNCPAT sent by the serializer consists of six ones and six zeros switching at the input clock rate. Note that the deserializer LOCKN output will remain high while its PLL locks to the incoming data or to SYNCPATs on the input.

2. The deserializer PLL must synchronize to the serializer to complete initialization. The deserializer will lock to non-repetitive data patterns. However, the transmission of SYNCPATs enables the deserializer to lock to the serializer signal within a specified time (see Figure 24 on page 14).

The application determines control of pins SYNC1 and SYNC2. A direct feedback loop from the LOCKN pin is mandatory (see Figure 36 on page 23). In all cases the serializer stops sending SYNCPATs after both SYNC inputs return low.

When the deserializer detects edge transitions at the bus LVDS input, it will attempt to lock to the embedded clock information. When the deserializer locks to the bus LVDS clock, the LOCKN output will go low. When LOCKN is low, the deserializer outputs represent incoming bus LVDS data.

### **Data Transfer**

After initialization, the serializer will accept data from inputs DIN0:DIN9. The serializer uses TCLK to latch incoming data. TCKR/FN selects which edge the serializer uses to strobe incoming data. TCKR/FN high selects the rising edge for clocking data and low selects the falling edge. If SYNC1 or SYNC2 is high for more than 5 TCLK cycles, the data at DIN0:DIN9 is ignored regardless of clock edge.


After determining which clock edge to use a start and stop bit, appended internally, frame the data bits in the register. The start bit is always high and the stop bit is always low. In the serial stream the start and stop bits are used as the embedded clock bits.


The serializer transmits serialized data and clock bits (10 + 2 bits) from the serial data output (DO+ and DO-) at 12 times the TCLK frequency. For example, if TCLK is 66MHz, the serial rate is 66 x 12 = 792 mega bits per second. Since only 10 bits are from input data, the serial payload rate is 10 times the TCLK frequency (if TCLK = 66MHz, the payload data rate is 66 x 10 = 660Mbps). The data source provides TCLK and must be in the range of 20MHz to 66MHz nominal.

The serializer outputs (DO+ and DO-) can drive a point-to-point connection (see Figure 37 on page 24) or a multidrop configuration (see Figure 35). In a multidrop configuration one serializer is connected through a backplane bus with limited multiple deserializers.

The outputs transmit data when DEN, PWDNN are high and SYNC1, SYNC2 are low.

Note: When DEN is driven low, the serializer output pins will enter tri-state.





When the deserializer synchronizes to the serializer, pin LOCKN is low. The deserializer locks to the internal clock and uses it to recover the serialized data. ROUT0:ROUT9 data is valid when LOCKN is low, otherwise ROUT0:ROUT9 is invalid.

Pins ROUT0:ROUT9 use pin RCLK as the reference to data. The polarity of the RCLK edge is controlled by the RCKR/ FN input (see Figure 28 on page 16). ROUT0:ROUT9, LOCKN and RCLK outputs will drive a maximum of three CMOS input gates (15pF load) with a 66MHz clock. Datasheet - Detailed Description



### Resynchronization

When the deserializer PLL locks to the embedded clock edge, the deserializer LOCKN pin asserts a low. If the deserializer loses lock, pin LOCKN output will go high and the outputs (including RCLK) will enter tri-state.

The user's system monitors the pin LOCKN to detect a loss of synchronization. Upon detection, the system can arrange to pulse the serializer SYNC1 or SYNC2 pin to resynchronize.

Multiple resynchronization approaches are possible. It is mandatory to provide a feedback loop using pin LOCKN to control the SYNC request of the serializer (SYNC1 or SYNC2). Two SYNC pins are provided for multiple control in a multi-drop application. Sending SYNCPATs for resynchronization is desirable when lock times within a specific time are critical.

#### Powerdown

The low-power powerdown mode can be used while no data transfer is taking place. The serializer and deserializer use the powerdown mode to reduce power consumption by:

- The deserializer enters powerdown when pins PWDNN and REN are low.
- The serializer enters powerdown when pin PWDNN is driven low.

In powerdown, the PLL stops and the outputs enter tri-state, which disables load current and reduces supply current to the µA range.

Note: To exit powerdown, drive pin PWDNN high.

Before valid data exchanges between the serializer and deserializer, the devices must re-initialized and resynchronized to each other. Initialization of the serializer takes a maximum of 400 TCLK cycles. The deserializer will initialize and assert LOCKN high until lock to the Bus LVDS clock occurs.

#### **Tri-State**

The serializer enters tri-state when pin DEN is driven low. This puts both driver output pins (DO+ and DO-) into tristate. When DEN is driven high, the serializer returns to the previous state, as long as all other control pins remain static (SYNC1, SYNC2, PWDNN, TCKR/FN).

When pin REN is driven low, the deserializer enters tri-state. Consequently, the receiver output pins (ROUT0:ROUT9) and RCLK will enter tri-state. The LOCKN output remains active, reflecting the state of the PLL.

# **11 Application Information**

### **Power Considerations**

An all CMOS design of the serializer and deserializer makes them inherently low power devices. In addition, the constant current source nature of the bus LVDS outputs minimizes the slope of the speed vs. IDD curve of conventional CMOS designs.

The pins AVDD and DVDD should be bypassed with a 100nF and a 1nF ceramic capacitor in parallel. The 1nF capacitor should be closest to the pin.

### Powering up the Deserializer

The AS1161 can be powered up at any time by following a proper sequence. The REFCLK input can be running before the deserializer powers up and it must be running in order for the deserializer to lock to incoming data. The deserializer outputs will remain in tri-state until the deserializer detects data transmission at its inputs and locks to the incoming data stream.

Inp	outs	Outputs			
PWDNN	REN	LOCKN	<b>R</b> OUT <i>x</i>	RCLK	
High	High	High (not locked)	Z	Z	
High	High	Low (not locked)	Active <sup>1</sup>	Active <sup>1</sup>	
Low	X (dont care)	Z	Z	Z	
High	Low	Active <sup>2</sup>	Z	Z	

Table 11. Deserializer Truth Table

1. Active indicates the RCLK will be running if the deserializer is locked. The timing of RCLK with respect to ROUT0:ROUT9 is determined by RCKR/FN. ROUT0:ROUT9 and RCLK are tri-stated when LOCKN is asserted high.

2. Active indicates the LOCKN output will reflect the state of the deserializer with regard to the selected data stream.


# **Transmitting Data**

Once the serializer (AS1160) and deserializer (AS1161) are powered up, they must be phase locked to each other to transmit data. Phase locking occurs when the deserializer locks to incoming data or when the serializer sends patterns.

The serializer sends SYNCPATs whenever the SYNC1 or SYNC2 inputs are high. The LOCKN output of the deserializer remains high until it has locked to the incoming data stream. Connecting the LOCKN output of the deserializer to one of the SYNC inputs of the serializer will guarantee that enough SYNCPATs are sent to achieve deserializer lock (see Figure 36 on page 23).

As long as the deserializer LOCKN output is low, valid data is presented at the deserializer outputs (ROUT0:ROUT9), except for the specific case of loss of lock during transmission (see Lock Loss Recovery on page 23).

Figure 36. Typical Application



### **Noise Margin**

The deserializer (AS1161) noise margin is the amount of input jitter (phase noise) that the deserializer can tolerate and still reliably receive data. Various environmental and systematic factors include:

- Serializer: TCLK jitter, VDD noise (noise bandwidth and out-of-band noise)
- Media: ISI (Inter Symbolic Interference), Large VCM shifts
- Deserializer: VDD noise

### Lock Loss Recovery

In the case where the deserializer (AS1161) loses lock during data transmission, up to 3 cycles of data that were previously received can be invalid. This is due to the delay in the lock detection circuit. The lock detect circuit requires that invalid clock information be received 4 times in a row to indicate loss of lock. Since clock information has been lost, it is possible that data was also lost during these cycles. Therefore, after the deserializer re-locks to the incoming data stream and the deserializer LOCKN pin goes low, at least three previous data cycles should be suspect for bit errors.

The deserializer can re-lock to the incoming data stream by making the serializer re-send SYNCPATs.

### **Hot Insertion**

As all BLVDS devices the AS1161 is hot pluggable but you have to follow some rules.

Hot insertion should be performed with pins making contact in the following order:

- Ground pins
- VDD pins
- I/O pins

Note: When removing the device, the pin groups should be removed in reverse order from insertion.

### **PCB Considerations**

The serializer and deserializer should be placed as close to the PCB edge connector as possible. In multiple deserializer applications, the distance from the deserializer to the slot connector appears as a stub to the serializer driving the backplane traces. Longer stubs lower the impedance of the bus, increase the load on the serializer and lower the threshold margin at the deserializers. Deserializer devices should be placed much less than one inch from slot connectors. Because transition times are very fast on the serializer bus LVDS outputs, reducing stub lengths as much as possible is the best method to ensure signal integrity.

For bus LVDS applications the LVTTL, LVCMOS and bus LVDS signals should be separated from each other to prevent coupling into the bus lines. This can be achieved by using a four-layer PCB where the power, ground and input/ output signals are separated.

### **Transmission Media**

The transmission line characteristics affect the performance of the AS1160/AS1161. It's recommended to use controlled-impedance media and to terminate at both ends of the transmission line (see Figure 37). Twisted pair cables should be used due to their superior signal quality and the less EMI generation. Noise which is picked up as common mode in the twisted pair is rejected by the differential receiver.

It's important to eliminate reflections and to run the differential traces as close together as possible to ensure that the noise is coupled as common mode. Also take care of matching the electrical length of the traces to prevent a degradation of the magnetic field cancellation. To avoid an external magnetic field, the differential output signals should also be placed as close together as possible.

The potential of offsetting the ground levels of the serializer vs. the deserializer must be considered. The bus LVDS provides a +1.2V common mode range at the receiver inputs.




Figure 37. Double-Terminated Point-to-Point

The serializer/deserializer chipset can be used in many different topologies. Such as multidrop configurations (see Figure 35 on page 20), through a PCB trace or through twisted pair cable (see Figure 37).

In point-to-point configurations, it's possible to terminated the transmission line only once at the receiver end. With only one termination the reflections and the differential signal swing are larger compared to a double termination.


austriamicrosystems

## **Failsafe Biasing**

The AS1161 has an input threshold sensitivity of ±75mV, which allows a greater differential noise margin.

However, in cases where the receiver input is not being actively driven, the increased sensitivity of the AS1161 can pickup noise as a signal and cause unintentional locking (e.g., when the input cable is left floating).

Figure 38. Failsafe Biasing Setup



External resistors can be added to the receiver circuit to prevent noise pickup as shown in Figure 38. In such circuits, the non-inverting receiver input is pulled up and the inverting receiver input is pulled down by high value resistors. The pull-up and pull-down resistors (R1 and R2 in Figure 38) provide a current path through the termination resistor (RLOAD) which biases the receiver inputs when they are not connected to an active driver.

**Note:** The value of the pull-up and pull-down resistors should be chosen so that sufficient current is drawn to provide a +15mV drop across the termination resistor.

### **Signal Integrity**

For a validation of the signal qualitiy in an application or in a simulation, the parameters tDJIT and tRNM can be used to generate an eye pattern mask.

tDJIT measures the transmitter's ability to place data bits in the ideal position to be sampled by the receiver. The typical tDJIT parameter of 50ps @ 66MHz indicates that the crossing point of the Tx data is 50ps before the ideal crossing point. The tDJITMIN and tDJITMAX parameters specify the earliest and latest time that a crossing will occur relative to the ideal position.




Figure 39. Eye Pattern Mask Generation and Signal Quality Validation

First of all, tRNM is calculated by measuring how much of the bit the receiver needs to ensure correct sampling. This calculated amount is subtracted from the ideal bit and what's left of it is available for external sources of noise and is called tRNM. It is the offset from tDJIT for the test mask within the eye opening.

The vertical limits of the mask are determined by the AS1161 receiver input threshold of ±75mV.