



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



AS1532, AS1533

12-Bit, Single-Supply, Low-Power, 400/300ksps, 4-Channel A/D Converters

1 General Description

The AS1532/AS1533 are low-power, 4/2-channel, 400/300ksps, 12-bit analog-to-digital (A/D) converters specifically designed to operate with single-supply devices. Superior AC characteristics, very low power consumption, and highly-reliable packaging make these ultra-small devices perfect for battery-powered remote-sensor and data-acquisition devices.

The successive-approximation register (SAR), high-speed sampling, high-bandwidth track/hold circuitry, and multi-mode operation combine to make these devices highly-flexible and configurable.

Both devices require low supply current (2.8mA @ 400ksps, AS1532; 2.2mA @ 300ksps, AS1533) and feature a reduced-power mode and a power-down mode to lower power consumption at slower throughput rates.

The devices operate from a single supply (+4.5 to +5.5V, AS1532; +2.7 to +3.6V, AS1533). Both devices contain an internal 2.5V reference, an integrated reference buffer, and feature support for an external reference (1V to V_{DD}).

Data accesses are made via the high-speed, 4-wire, SPI, QSPI-, and Microwire-compatible serial interface.

The devices are available in a 16-pin TSSOP package.


2 Key Features

- Single-Supply Operation:
 - +4.5 to +5.5V (AS1532)
 - +2.7 to +3.6V (AS1533)
- Sampling Rate:
 - 400ksps (AS1532)
 - 300ksps (AS1533)
- Software-Configurable Analog Input Types:
 - 4-Channel Single-Ended
 - 4-Channel Pseudo Differential Referenced to COM
 - 2-Channel Pseudo Differential
 - 2-Channel Fully Differential
- Software-Configurable Input Range
- Internal +2.5V Reference
- Low-Current Operation:
 - 2.8mA @ 400ksps (AS1532)
 - 2.2mA @ 300ksps (AS1533)
 - 0.4mA in Reduced-Power Mode
 - 0.5µA in Full Power-Down Mode
- SPI/QSPI/Microwire/TMS320-Compatible
- 16-pin TSSOP Package

3 Applications

The devices are ideal for remote sensors, data-acquisition and data-logging devices, pen-digitizers, process control, or any other space-limited A/D application with low power-consumption requirements.

Figure 1. Block Diagram and Pin Assignments




Contents

| | | |
|----|---|----|
| 1 | General Description | 1 |
| 2 | Key Features | 1 |
| 3 | Applications | 1 |
| 4 | Pinout | 3 |
| | Pin Assignments | 3 |
| 5 | Absolute Maximum Ratings | 4 |
| 6 | Electrical Characteristics | 5 |
| | AS1532 Electrical Characteristics | 5 |
| | AS1533 Electrical Characteristics | 7 |
| | Timing Characteristics | 9 |
| 7 | Typical Operating Characteristics | 11 |
| | | 13 |
| 8 | Detailed Description | 14 |
| | Analog Input | 14 |
| | Input Protection | 14 |
| | Track/Hold | 14 |
| | Control Register | 15 |
| | Analog Input Configuration | 15 |
| | Channel Selection | 16 |
| | Single-Ended Input | 16 |
| | Differential Input | 16 |
| | Starting a Conversion | 17 |
| | Transfer Functions | 18 |
| | Power Modes | 19 |
| | Reduced Power Mode | 20 |
| | Full Power-Down Mode | 20 |
| | Reference | 21 |
| | Internal Reference | 21 |
| | External Reference | 22 |
| 9 | Application Information | 23 |
| | Initialization | 23 |
| | Serial Interface | 23 |
| | Serial Interface Configuration | 23 |
| | QSPI Interface | 24 |
| | Layout Considerations | 25 |
| 10 | Package Drawings and Markings | 26 |
| 11 | Ordering Information | 27 |

4 Pinout

Pin Assignments

Figure 2. Pin Assignments (Top View)



Pin Descriptions

Table 1. Pin Descriptions

| Pin Number | Pin Name | Description |
|------------|----------|---|
| 1 | VDD1 | Positive Supply Voltage |
| 2:5 | CH0:CH3 | Analog Sampling Inputs. These four pins serve as analog sampling inputs. |
| 6 | COM | Common Analog Inputs. Tie this pin to ground in single-ended mode. |
| 7 | VDD3 | Positive Supply Voltage |
| 8 | REF | Reference-Buffer Output/A/DC Reference Input. This pin serves as the reference voltage for analog-to-digital conversions. In internal reference mode, the reference buffer provides a +2.50V nominal output, externally adjustable at pin REFADJ. In external reference mode, disable the internal buffer by pulling pin REFADJ to VDD1. |
| 9 | REFADJ | Reference-Buffer Amplifier Input. To disable the reference-buffer amplifier, tie this pin to VDD1. |
| 10 | GND | Analog and Digital Ground |
| 11 | DOUT | Serial Data Output. Data is clocked out at the rising edge of pin SCLK. DOUT is high impedance when CSN is high. |
| 12 | SSTRB | Serial Strobe Output. SSTRB pulses high for one clock period before the MSB is clocked out. SSTRB is high impedance when CSN is high. |
| 13 | DIN | Serial Data Input. Data is clocked in at the rising edge of SCLK. |
| 14 | CSN | Active-Low Chip Select. Data will not be clocked into pin DIN unless CSN is low. When CSN is high, pins DOUT and SSTRB are high impedance. |
| 15 | SCLK | Serial Clock Input. This pin clocks data into and out of the serial interface, and is used to set the conversion speed. Note: The duty cycle must be between 40 and 60%. |
| 16 | VDD2 | Positive Supply Voltage |

5 Absolute Maximum Ratings

Stresses beyond those listed in [Table 2](#) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Electrical Characteristics on page 5](#) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute Maximum Ratings

| Parameter | Min | Max | Units | Comments |
|---|------|----------------------------|-------|---|
| V _{DD1} , V _{DD2} , V _{DD3} to GND | -0.3 | +7 | V | |
| V _{DD1} to V _{DD2} to V _{DD3} | -0.3 | +0.3 | V | |
| CH0:CH3, COM to GND | -0.3 | V _{DD1} + +0.3 | V | |
| REF, REFADJ to GND | -0.3 | V _{DD1} + +0.3 | V | |
| DIN, SCLK, CSN, to GND | -0.3 | V _{DD2} + +0.3 | V | |
| DOUT, SSTRB to GND | -0.3 | V _{DD2} + +0.3 | V | |
| DOUT, SSTRB Sink Current | | 25 | mA | |
| Continuous Power Dissipation (T _{AMB} = +70°C) | | 559 | mW | Derate 7.0mW/°C above +70°C |
| Operating Temperature Range | -40 | +85 | °C | |
| Storage Temperature Range | -60 | +150 | °C | |
| Package Body Temperature | | +260 | °C | The reflow peak soldering temperature (body temperature) specified is in accordance with <i>IPC/JEDEC J-STD-020C "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices"</i> . The lead finish for Pb-free leaded packages is matte tin (100% Sn). |

6 Electrical Characteristics

AS1532 Electrical Characteristics

$V_{DD1} = V_{DD2} = V_{DD3} = +4.5$ to $+5.5V$, $COM = GND$, $f_{SCLK} = 6.4MHz$, 50% duty cycle, 16 clocks/conversion cycle (400ksps), external $+2.5V$ at REF, $REFADJ = V_{DD1}$, $T_{AMB} = T_{MIN}$ to T_{MAX} (unless otherwise specified). Typ values at $T_{AMB} = +25^{\circ}C$.

Table 3. AS1532 Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|---|---|--|----------------------|--------|----------------------|------------|
| DC Accuracy ¹ | | | | | | |
| | Resolution | | 12 | | | Bits |
| INL | Relative Accuracy ² | | -1 | | +1 | LSB |
| DNL | Differential Nonlinearity | No missing codes over temperature | -1 | | +1 | LSB |
| | Offset Error | | -6 | | +6 | LSB |
| | Gain Error ³ | | -6 | | +6 | LSB |
| | Gain-Error Temperature Coefficient | | | ±1.6 | | ppm/ °C |
| | Channel-to-Channel Offset Error Matching | | | ±0.2 | | LSB |
| Dynamic Specifications: 100kHz sinewave input, 2.5Vp-p, 400ksps, 6.4MHz clock, bit RANGE (page 15) = 0, pseudo-differential input mode | | | | | | |
| SINAD | Signal-to-Noise plus Distortion Ratio | | | 70 | | dB |
| THD | Total Harmonic Distortion | Up to the 5th harmonic | | -82 | | dB |
| SFDR | Spurious-Free Dynamic Range | | | 83 | | dB |
| IMD | Intermodulation Distortion | $f_{IN1} = 99kHz$, $f_{IN2} = 102kHz$ | | 76 | | dB |
| | Channel-to-Channel Crosstalk ⁴ | $f_{IN} = 200kHz$, $V_{IN} = 2.5Vp-p$ | | -85 | | dB |
| | Full-Power Bandwidth | -3dB point | | 6 | | MHz |
| | Full-Linear Bandwidth | SINAD > 68dB | | 450 | | kHz |
| Conversion Rate | | | | | | |
| t _{CONV} | Conversion Time ⁵ | | 2.5 | | | µs |
| t _{ACQ} | Track/Hold Acquisition Time | | | | 390 | ns |
| t _{AD} | Aperture Delay | | | 7 | | ns |
| t _{AJ} | Aperture Jitter | | | <50 | | ps |
| f _{SCLK} | Serial Clock Frequency | | 0.5 | | 6.4 | MHz |
| | Duty Cycle | | 40 | | 60 | % |
| Analog Inputs: CH0:CH3, COM | | | | | | |
| V _{CHx} - V _{CHy} (COM) | Input Voltage Range: Single-Ended, Pseudo-Differential, and Differential ⁶ | Bit RANGE (page 15) = 1 | 0 | | V _{REF} | V |
| | | Bit RANGE (page 15) = 0 | -V _{REF} /2 | | +V _{REF} /2 | |
| | Multiplexer Leakage Current | On/off leakage current, V _{CHx} = 0 or V _{DD1} | -1 | ±0.001 | +1 | µA |
| | Input Capacitance | | | 18 | | pF |
| Internal Reference | | | | | | |
| V _{REF} | REF Output Voltage | T _{AMB} = +25°C | 2.48 | 2.50 | 2.52 | V |
| | REF Short-Circuit Current | | | 30 | | mA |
| T _{CVREF} | REF Output Temperature Coefficient | | | ±25 | | ppm/ °C |
| | Load Regulation ⁷ | 0 to 1mA output load | | 1.2 | 4.0 | mV/ mA |
| CBYPREF | Capacitive Bypass at REF | | 4.7 | | 10 | µF |

Table 3. AS1532 Electrical Characteristics (Continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|--|--------------------------------------|--|---|-------|-------------------------|-------|
| CBYPREF ADJ | Capacitive Bypass at REFADJ | | 0.01 | | 10 | μF |
| | REFADJ Output Voltage | | | 1.22 | | V |
| | REFADJ Input Range | For small adjustments, from 1.22V | | ±100 | | mV |
| | REFADJ Buffer Disable Threshold | To power down the internal reference | 1.4 | | V _{DD1} - 1 | V |
| | Buffer Voltage Gain | | | 2.045 | | V/V |
| External Reference: Reference buffer disabled, reference applied to pin REF | | | | | | |
| | REF Input Voltage Range ⁸ | | 1.0 | | V _{DD1} + 50mV | V |
| | REF Input Current | V _{REF} = 2.50V, f _{SCLK} = 6.4MHz | | 200 | 350 | μA |
| | | V _{REF} = 2.50V, f _{SCLK} = 0 | | | 320 | |
| | | Power-Down, f _{SCLK} = 0 | | | 5 | |
| Digital Inputs: DIN, SCLK, CSN | | | | | | |
| V _{INH} | Input High Voltage | | 0.7 x V _{DD} | | | V |
| V _{INL} | Input Low Voltage | | | | 0.3 x V _{DD} | V |
| V _{HYST} | Input Hysteresis | | | 0.2 | | V |
| I _{IN} | Input Leakage | V _{IN} = 0 or V _{DD2} | -1 | | +1 | μA |
| C _{IN} | Input Capacitance | | | 5 | | pF |
| Digital Outputs: DOUT, SSTRB | | | | | | |
| V _{OL} | Output Voltage Low | I _{SINK} = 5mA | | | 0.45 | V |
| V _{OH} | Output Voltage High | I _{SOURCE} = 1mA | 4 | | | V |
| I _L | Tri-State Leakage Current | CSN = V _{DD2} | -10 | | +10 | μA |
| C _{OUT} | Tri-State Output Capacitance | CSN = V _{DD2} | | 5 | | pF |
| Power Supply | | | | | | |
| V _{DD1} , V _{DD2} , V _{DD3} | Positive Supply Voltage ⁹ | | 4.5 | | 5.5 | V |
| I _{VDD1} , I _{VDD2} , I _{VDD3} | Supply Current | V _{DD1} = V _{DD2} = V _{DD3} = 5.5V | Normal Operation with External Reference ¹⁰ | 2.8 | 3.3 | mA |
| | | | Normal Operation with Internal Reference ¹⁰ | 3.3 | 3.8 | |
| | | | Reduced-Power Mode ¹¹ | 0.4 | 0.8 | |
| | | | Full Power-Down Mode | | 0.5 | 2 |
| PSR | Power-Supply Rejection | V _{DD1} = V _{DD2} = V _{DD3} = 5V ±10% | -2 | ±0.1 | +2 | mV |

1. Tested at V_{DD1} = V_{DD2} = V_{DD3} = +5V, COM = GND, bit **RANGE** (page 15) = 1, single-ended input mode.
2. Relative accuracy is the deviation of the analog value at any code from its theoretical value after the gain error and offset error have been nulled.
3. Offset nulled.
4. Ground on channel; sinewave applied to all off channels.
5. Conversion time is defined as the number of clock cycles multiplied by the clock period; clock has 50% duty cycle.
6. The absolute voltage range for the analog inputs (CH0:CH3, and COM) is from GND to V_{DD1}.
7. External load should not change during conversion for specified accuracy. Guaranteed specification of 4mV/mA is a result of production test limitations.
8. AS1532/AS1533 performance is limited by the device noise floor, typically 300μVp-p.

9. Electrical characteristics are guaranteed from $V_{DD1}(\text{MIN}) = V_{DD2}(\text{MIN}) = V_{DD3}(\text{MIN})$ to $V_{DD1}(\text{MAX}) = V_{DD2}(\text{MAX}) = V_{DD3}(\text{MAX})$. For operations beyond this range, see [Typical Operating Characteristics on page 11](#). For guaranteed specifications beyond the limits, contact austriamicrosystems, AG.
10. AIN = mid-scale; bit [RANGE \(page 15\)](#) = 1; tested with 20pF on DOUT, 20pF on SSTRB, and fSCLK = 6.4MHz @ GND to VDD2.
11. SCLK = DIN = GND, CSN = VDD2.

AS1533 Electrical Characteristics

$V_{DD1} = V_{DD2} = V_{DD3} = +2.7$ to $+3.6\text{V}$, COM = GND, fSCLK = 4.8MHz, 50% duty cycle, 16 clocks/conversion cycle (300ksps), external +2.5V at REF, REFADJ = VDD1, TAMB = TMIN to TMAX (unless otherwise specified). Typ values at TAMB = +25°C.

Table 4. AS1533 Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|--|---|--|---------|--------|---------|--------|
| DC Accuracy ¹ | | | | | | |
| | Resolution | | 12 | | | Bits |
| INL | Relative Accuracy ² | | -1 | | +1 | LSB |
| DNL | Differential Nonlinearity | No missing codes over temperature | -1 | | +1 | LSB |
| | Offset Error | | -6 | | +6 | LSB |
| | Gain Error ³ | | -6 | | +6 | LSB |
| | Gain-Error Temperature Coefficient | | | ±1.6 | | ppm/°C |
| | Channel-to-Channel Offset Error Matching | | | ±0.2 | | LSB |
| Dynamic Specifications: 75kHz sinewave input, 2.5Vp-p, 300ksps, 4.8MHz clock, bit RANGE (page 15) = 0, pseudo-differential input mode | | | | | | |
| SINAD | Signal-to-Noise plus Distortion Ratio | | | 70 | | dB |
| THD | Total Harmonic Distortion | Up to the 5th harmonic | | -81 | | dB |
| SFDR | Spurious-Free Dynamic Range | | | 84 | | dB |
| IMD | Intermodulation Distortion | fIN1 = 73kHz, fIN2 = 77kHz | | 76 | | dB |
| | Channel-to-Channel Crosstalk ⁴ | fIN = 150kHz, VIN = 2.5Vp-p | | -80 | | dB |
| | Full-Power Bandwidth | -3dB point | | 6 | | MHz |
| | Full-Linear Bandwidth | SINAD > 68dB | | 350 | | kHz |
| Conversion Rate | | | | | | |
| tCONV | Conversion Time ⁵ | Normal operation | 3.3 | | | µs |
| tACQ | Track/Hold Acquisition Time | Normal operation | | | 520 | ns |
| tAD | Aperture Delay | | | 7 | | ns |
| tAJ | Aperture Jitter | | | <50 | | ps |
| fSCLK | Serial Clock Frequency | Normal operation | 0.5 | | 4.8 | MHz |
| | Duty Cycle | | 40 | | 60 | % |
| Analog Inputs: CH0:CH3, COM | | | | | | |
| VCHx - VCHy (COM) | Input Voltage Range: Single-Ended, Pseudo-Differential, and Differential ⁶ | Bit RANGE (page 15) = 1 | 0 | | VREF | V |
| | | Bit RANGE (page 15) = 0 | -VREF/2 | | +VREF/2 | |
| | Multiplexer Leakage Current | On/off leakage current, VCHx = 0 or AVDD | -1 | ±0.001 | +1 | µA |
| | Input Capacitance | | | 18 | | pF |
| Internal Reference | | | | | | |
| VREF | REF Output Voltage | TAMB = +25°C | 2.48 | 2.50 | 2.52 | V |
| | REF Short-Circuit Current | | | 30 | | mA |

Table 4. AS1533 Electrical Characteristics (Continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|--|--------------------------------------|---|--|-------|-------------------------|--------|
| T _{CVREF} | REF Output Temperature Coefficient | | | ±25 | | ppm/°C |
| | Load Regulation ⁷ | 0 to 0.75mA output load | | 0.6 | 2.0 | mV/mA |
| CBYPREF | Capacitive Bypass at REF | | 4.7 | | 10 | µF |
| CBYPREF _{ADJ} | Capacitive Bypass at REFADJ | | 0.01 | | 10 | µF |
| | REFADJ Output Voltage | | | 1.22 | | V |
| | REFADJ Input Range | For small adjustments, from 1.22V | | ±100 | | mV |
| | REFADJ Buffer Disable Threshold | To power down the internal reference | 1.4 | | V _{DD1} - 1 | V |
| | Buffer Voltage Gain | | | 2.045 | | V/V |
| External Reference: Reference buffer disabled, reference applied to REF | | | | | | |
| | REF Input Voltage Range ⁸ | | 1.0 | | V _{DD1} + 50mV | V |
| | REF Input Current | V _{REF} = 2.50V, f _{SCLK} = 4.8MHz | | 200 | 350 | µA |
| | | V _{REF} = 2.50V, f _{SCLK} = 0 | | | 320 | |
| | | In power-down, f _{SCLK} = 0 | | | 5 | |
| Digital Inputs: DIN, SCLK, CSN | | | | | | |
| V _{INH} | Input High Voltage | | 0.7 x V _{DD} | | | V |
| V _{INL} | Input Low Voltage | | | | 0.3 x V _{DD} | V |
| V _{HYST} | Input Hysteresis | | | 0.8 | | V |
| I _{IN} | Input Leakage | V _{IN} = 0 or V _{DD2} | -1 | | +1 | µA |
| C _{IN} | Input Capacitance | | | 5 | | pF |
| Digital Outputs: DOUT, SSTRB | | | | | | |
| V _{OL} | Output Voltage Low | I _{SINK} = 5mA | | | 0.45 | V |
| V _{OH} | Output Voltage High | I _{SOURCE} = 0.5mA | V _{DD2} - 0.5V | | | V |
| I _L | Tri-State Leakage Current | CSN = V _{DD2} | -10 | | +10 | µA |
| C _{OUT} | Tri-State Output Capacitance | CSN = V _{DD2} | | 5 | | pF |
| Power Supply | | | | | | |
| V _{DD1} , V _{DD2} , V _{DD3} | Positive Supply Voltage ⁹ | | 2.7 | | 3.6 | V |
| I _{VDD1} , I _{VDD2} , I _{VDD3} | Supply Current | V _{DD1} = V _{DD2} = V _{DD3} = 5.5V | Normal Operation with External Reference ¹⁰ | 2.2 | 2.7 | mA |
| | | | Normal Operation with Internal Reference ¹⁰ | 2.7 | 3.2 | |
| | | | Reduced-Power Mode ¹¹ | 0.4 | 0.8 | |
| | | | Full Power-Down Mode ¹¹ | 0.5 | 2 | µA |
| PSR | Power-Supply Rejection | V _{DD1} = V _{DD2} = V _{DD3} = 2.7 to 3.6V, Mid-Scale Input | -2 | ±0.1 | +2 | mV |

1. Tested at V_{DD1} = V_{DD2} = V_{DD3} = +3V; COM = GND; bit RANGE (page 15) = 1, single-ended input mode.

2. Relative accuracy is the deviation of the analog value at any code from its theoretical value after the gain error and offset error have been nulled.
3. Offset nulled.
4. Ground on channel; sinewave applied to all off channels.
5. Conversion time is defined as the number of clock cycles multiplied by the clock period; clock has 50% duty cycle.
6. The absolute voltage range for the analog inputs (CH0:CH3, and COM) is from GND to V_{DD1}.
7. External load should not change during conversion for specified accuracy. Guaranteed specification of 2mV/mA is a result of production test limitations.
8. AS1532/AS1533 performance is limited by the device noise floor, typically 300 μ Vp-p.
9. Electrical characteristics are guaranteed from V_{DD1}(MIN) = V_{DD2}(MIN) = V_{DD3}(MIN) to V_{DD1}(MAX) = V_{DD2}(MAX) = V_{DD3}(MAX). For operations beyond this range, see [Typical Operating Characteristics on page 11](#). For guaranteed specifications beyond the limits, contact austriamicrosystems, AG.
10. AIN = mid-scale; bit RANGE (page 15) = 1; tested with 20pF on DOUT, 20pF on SSTRB, and fSCLK = 4.8MHz @ GND to V_{DD2}.
11. SCLK = DIN = GND, CSN = V_{DD2}.

Timing Characteristics

Table 5. AS1532 Timing Characteristics – (Figures 3, 4, 21, 23; V_{DD1} = V_{DD2} = V_{DD3} = +4.5 to +5.5V; T_{AMB} = T_{MIN} to T_{MAX} (unless otherwise specified).

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|--------|------------------------------|--------------------------|-----|-----|-----|-------|
| tCP | SCLK Period | | 156 | | | ns |
| tCH | SCLK Pulse Width High | | 62 | | | ns |
| tCL | SCLK Pulse Width Low | | 62 | | | ns |
| tDS | DIN to SCLK Setup | | 35 | | | ns |
| tDH | DIN to SCLK Hold | | 0 | | | ns |
| tCSS | CSN Fall to SCLK Rise Setup | | 35 | | | ns |
| tCS0 | SCLK Rise to CSN Fall Ignore | | 35 | | | ns |
| tDOH | SCLK Rise to DOUT Hold | C _{LOAD} = 20pF | 10 | 20 | | ns |
| tSTH | SCLK Rise to SSTRB Hold | C _{LOAD} = 20pF | 10 | 20 | | ns |
| tSTV | SCLK Rise to DOUT Valid | C _{LOAD} = 20pF | | | 80 | ns |
| tDOV | SCLK Rise to SSTRB Valid | C _{LOAD} = 20pF | | | 80 | ns |
| tDOD | CSN Rise to DOUT Disable | C _{LOAD} = 20pF | 10 | | 65 | ns |
| tSTD | CSN Rise to SSTRB Disable | C _{LOAD} = 20pF | 10 | | 65 | ns |
| tDOE | CSN Fall to DOUT Enable | C _{LOAD} = 20pF | | | 65 | ns |
| tSTE | CSN Fall to SSTRB Enable | C _{LOAD} = 20pF | | | 65 | ns |
| tCSW | CSN Pulse Width High | | 100 | | | ns |

Table 6. AS1533 Timing Characteristics – (Figures 3, 4, 21, 23; V_{DD1} = V_{DD2} = V_{DD3} = +2.7 to +3.6V; T_{AMB} = T_{MIN} to T_{MAX} (unless otherwise specified).

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|--------|------------------------------|--------------------------|-----|-----|-----|-------|
| tCP | SCLK Period | | 208 | | | ns |
| tCH | SCLK Pulse Width High | | 83 | | | ns |
| tCL | SCLK Pulse Width Low | | 83 | | | ns |
| tDS | DIN to SCLK Setup | | 45 | | | ns |
| tDH | DIN to SCLK Hold | | 0 | | | ns |
| tCSS | CSN Fall to SCLK Rise Setup | | 45 | | | ns |
| tCS0 | SCLK Rise to CSN Fall ignore | | 45 | | | ns |
| tDOH | SCLK Rise to DOUT Hold | C _{LOAD} = 20pF | 13 | 20 | | ns |
| tSTH | SCLK Rise to SSTRB Hold | C _{LOAD} = 20pF | 13 | 20 | | ns |

Table 6. AS1533 Timing Characteristics – (Figures 3, 4, 21, 23; $V_{DD1} = V_{DD2} = V_{DD3} = +2.7$ to $+3.6V$; $T_{AMB} = T_{MIN}$ to T_{MAX} (unless otherwise specified). (Continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
|--------|---------------------------|--------------|-----|-----|-----|-------|
| tDOV | SCLK Rise to DOUT Valid | CLOAD = 20pF | | | 100 | ns |
| tSTV | SCLK Rise to SSTRB Valid | CLOAD = 20pF | | | 100 | ns |
| tDOD | CSN Rise to DOUT Disable | CLOAD = 20pF | 13 | | 85 | ns |
| tSTD | CSN Rise to SSTRB Disable | CLOAD = 20pF | 13 | | 85 | ns |
| tDOE | CSN Fall to DOUT Enable | CLOAD = 20pF | | | 85 | ns |
| tSTE | CSN Fall to SSTRB Enable | CLOAD = 20pF | | | 85 | ns |
| tCSW | CSN Pulse Width High | | 100 | | | ns |

Figure 3. DOUT Enable-Time Load Circuits





Figure 4. DOUT Disable-Time Load Circuits



7 Typical Operating Characteristics

Same conditions as stated in [Electrical Characteristics on page 5](#).

Figure 5. INL vs. Digital Output Code




Figure 6. DNL vs. Digital Output Code




Figure 7. FFT @ 10kHz; RANGE = 1, MODE = 1




Figure 8. FFT @ 75kHz; RANGE = 0, MODE = 1




Figure 9. ENOB vs. VREF; 1st Order 300kHz Low Pass Filter




Figure 10. ENOB vs. Input Signal Frequency; 1st Order 1MHz Low Pass Filter




Figure 11. I_{VDD} vs. V_{DD} (Static)




Figure 12. I_{VDD} vs. Temperature; Internal Reference




Figure 13. I_{VDD} vs. V_{DD} (Converting)




Figure 14. I_{VDD} vs. Temperature (Static)




Figure 15. V_{REF} vs. Temperature




Figure 16. Offset Error vs. Temperature




Figure 17. Offset Error vs. V_{DD}




Figure 18. Gain Error vs. Temperature





Figure 19. Gain Error vs. V_{DD}




8 Detailed Description

Analog Input

The equivalent input circuit (Figure 20) shows the input architecture: track/hold circuitry, input multiplexer, input comparator, switched-capacitor DAC, and internal reference. A flexible serial interface provides easy connections to various microprocessors.

Figure 20. Equivalent Input Circuit



The input tracking circuitry has a 6MHz small-signal bandwidth, thus it is possible to under-sample (digitize high-speed transient events) and measure periodic signals modulated at frequencies exceeding the AS1532/AS1533 sampling rate.

Note: To avoid high-frequency signals being aliased into the frequency band of interest, antialias filtering is recommended

Input Protection

Internal protection diodes (which clamp the analog input to V_{DD1} and GND) allow the channel inputs to swing from (GND to 0.3V) to ($V_{DD1} + 0.3V$) without damaging the devices. However, for accurate conversions near full scale, the inputs must not exceed V_{DD1} by more than 50mV or be lower than GND by 50mV.

Note: If the analog input exceeds 50mV beyond the supply voltage, do not allow the input current to exceed 2mA.

Track/Hold

The track/hold stage enters tracking mode on the rising edge of SCLK which clocks in bit MODE of the 8-bit control byte (see Figure 21 on page 17). The track/hold stage enters hold mode on the falling clock edge after bit PD0 of the 8-bit control byte has been shifted in.

The time required for the track/hold circuit to acquire an input signal is a function of how quickly the input capacitance is charged. If the input signal source impedance is high, the acquisition time lengthens. The acquisition time (t_{ACQ}) is the maximum time the device takes to acquire the signal and is also the minimum time needed for the signal to be acquired.

t_{ACQ} is never less than 390ns (AS1532) or 520ns (AS1533), and is calculated by:

$$t_{ACQ} = 9(R_S + R_{IN})18pF \quad (EQ 1)$$

Where::

$R_{IN} = 800\Omega$

R_S = the source impedance of the input signal.

Note: Source impedances below 2k Ω do not significantly affect the AC performance of the devices.

Control Register

The control register on the AS1532/AS1533 is a 8-bit, write-only register. Data is written to this register using the CSN, DIN and SCLK pins. The control register format is shown in Table 7 and the function of the bits are defined in Table 8.

The AS1532/AS1533 operating modes are selected by sending an 8-bit data word to the internal shift register via pin DIN. After pin CSN is pulled low, the first logic 1 on pin DIN is interpreted as a start bit. A start bit is defined as one of the following:

- The first logic 1 bit clocked into pin DIN (with CSN low) any time the AS1532/AS1533 is idle, e.g., after VDD1 and VDD2 are applied.
- The first logic 1 bit clocked into pin DIN after bit 6 of a conversion in progress is clocked out of pin DOUT.

Figure 22 on page 17 shows the serial-interface timing necessary to perform a conversion every 16 SCLK cycles. If CSN is tied low and SCLK is continuous, guarantee a start bit by first clocking in sixteen 0s. The fastest speed at which the devices can operate is 16 clocks per conversion (with CSN held low between conversions).

Table 7. Control Byte Format

| Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------------|-------|-------|-------|-------|-------|-------|-----------|
| START (MSB) | SEL2 | SEL1 | SEL0 | RANGE | MODE | PD1 | PD0 (LSB) |

Table 8. Bit Descriptions

| Bit | Name | Description | | | | | | | | | | | | | | | |
|-----|-----------|---|-----|-----|------|---|---|-----------------------|---|---|---------------------|---|---|---------------------|---|---|-------------------|
| 7 | START | The first logic 1 bit after CSN goes low signifies the start of a control byte. | | | | | | | | | | | | | | | |
| 6:4 | SEL2:SEL0 | These three bits select which of the four channels and pin COM are used for the conversion (see Table 10 and Table 11). | | | | | | | | | | | | | | | |
| 3 | RANGE | This bit selects the analog input range of the AS1532/AS1533. 0 = The analog input range extends from $-V_{REF}/2$ to $+V_{REF}/2$. 1 = The analog input range extends from 0V to V_{REF} . | | | | | | | | | | | | | | | |
| 2 | MODE | This bit in conjunction with bit RANGE changes the analog input configuration. 0 = The voltage difference between two selectable channels is converted. This setting selects two's complement coding (see Table 10 on page 16 and Table 11 on page 16). 1 = One of the four input channels is referenced to COM. This setting also selects binary coding. | | | | | | | | | | | | | | | |
| 1:0 | PD1:PD0 | Selects the AS1532/AS1533 operating mode: <table border="1" style="display: inline-table; vertical-align: top;"> <thead> <tr> <th>PD1</th> <th>PD0</th> <th>Mode</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>Full power-down mode.</td> </tr> <tr> <td>0</td> <td>1</td> <td>Reduced-power mode.</td> </tr> <tr> <td>1</td> <td>0</td> <td>Reduced-power mode.</td> </tr> <tr> <td>1</td> <td>1</td> <td>Normal operation.</td> </tr> </tbody> </table> | PD1 | PD0 | Mode | 0 | 0 | Full power-down mode. | 0 | 1 | Reduced-power mode. | 1 | 0 | Reduced-power mode. | 1 | 1 | Normal operation. |
| PD1 | PD0 | Mode | | | | | | | | | | | | | | | |
| 0 | 0 | Full power-down mode. | | | | | | | | | | | | | | | |
| 0 | 1 | Reduced-power mode. | | | | | | | | | | | | | | | |
| 1 | 0 | Reduced-power mode. | | | | | | | | | | | | | | | |
| 1 | 1 | Normal operation. | | | | | | | | | | | | | | | |

Analog Input Configuration

Table 9. Analog Input Configuration

| Analog Input Configuration | Mode | Range | Coding | Comments |
|---|------|-------|------------------|---|
| 4-Channel Single-Ended | 1 | 1 | Binary | AIN+ from 0 to V_{REF} . COM should be tied to GND. |
| 4-Channel Pseudo Differential referenced to COM | 1 | 1 | Binary | AIN+ from COM to COM + V_{REF} |
| 4-Channel Pseudo Differential referenced to COM | 1 | 0 | Binary | AIN+ from $-V_{REF}/2+COM$ to $+V_{REF}/2+COM$ |
| 2-Channel Pseudo Differential | 0 | 1 | Two's Complement | AIN+ - AIN- from 0 to V_{REF} |
| 2-Channel Pseudo Differential | 0 | 0 | Two's Complement | AIN+ - AIN- from $-V_{REF}/2$ to $+V_{REF}/2$ |
| 2-Channel Fully Differential | 0 | 0 | Two's Complement | AIN+ - AIN- from $-V_{REF}/2$ to $+V_{REF}/2$, fully differential input signal. |

Channel Selection

Depending on the setting of bit **MODE** (page 15), the internal inputs of the ADC (AIN+ and AIN-) are connected differently to the input channels (CH0:CH3 and COM).

Single-Ended Input

Table 10. Input Channel Selection for *MODE* = 1

| SEL2 | SEL1 | SEL0 | CH0 | CH1 | CH2 | CH3 | COM |
|------|------|------|------|------|------|------|------|
| 0 | 0 | 1 | AIN+ | | | | AIN- |
| 1 | 0 | 1 | | AIN+ | | | AIN- |
| 0 | 1 | 0 | | | AIN+ | | AIN- |
| 1 | 1 | 0 | | | | AIN+ | AIN- |

Note: In single-ended mode pin COM should be connected to GND pin.

Differential Input

Table 11. Input Channel Selection for *MODE* = 0

| SEL2 | SEL1 | SEL0 | CH0 | CH1 | CH2 | CH3 |
|------|------|------|------|------|------|------|
| 0 | 0 | 1 | AIN+ | AIN- | | |
| 0 | 1 | 0 | | | AIN+ | AIN- |
| 1 | 0 | 1 | AIN- | AIN+ | | |
| 1 | 1 | 0 | | | AIN- | AIN+ |

Starting a Conversion

A conversion is started by clocking a control byte into pin DIN.

With CSN low, each rising edge on SCLK clocks a bit from DIN into the internal shift register, starting with the MSB. A conversion will only start when a logic 1 is written to the START bit of the 8-bit control register.

Figure 21. Single Conversion Timing Waveforms




Figure 22. Continuous 16-Clock Conversion Timing Waveforms





Figure 23. Detailed Serial Interface Timing Waveforms



The external serial clock shifts data in and out of the devices and drives the analog-to-digital conversion steps. Two clock periods after the last bit of the control byte is written the output pin SSTRB pulses high for one clock period.

The serial data is shifted out at DOUT on each of the next 12 SCLK rising edges (see Figure 21 on page 17).

Pins SSTRB and DOUT go into a high-impedance state when CSN goes high. The conversion must complete in 120µs or less, or consequently, droop on the sample-and-hold capacitors may degrade conversion results. Figure 23 shows detailed serial-interface timing waveforms.

Transfer Functions

Output coding and transfer function depend on the control register bits [MODE](#) (page 15) and [RANGE](#) (page 15).

Figure 24. Straight Binary Transfer Function for RANGE = 1 and MODE = 1




Figure 25. Straight Binary Transfer Function for RANGE = 0 and MODE = 1




Figure 26. Two's Complement Transfer Function for RANGE = 1 and MODE = 0





Figure 27. Two's Complement Transfer Function for RANGE = 0 and MODE = 0



Power Modes

Power consumption can be reduced by placing the AS1532/AS1533 in reduced power mode or in full power-down mode between conversions.

The power mode is selected using bits PD1 and PD0 of the 8-bit control byte.

Table 12 lists the three operating modes with the corresponding supply current and active device circuits. For data rates achievable in full power-down mode see [Full Power-Down Mode on page 20](#).

Table 12. Software Controlled Power Modes

| PD1/PD0 (page 23) | Mode | Total Supply Current | | | | Device Circuits* | |
|----------------------|----------------------|----------------------|--------|------------------|-------------|------------------|-----------|
| | | During Conversion | | After Conversion | | Input Comparator | Reference |
| | | AS1532 | AS1533 | AS1532 | AS1533 | | |
| 00 | Full Power-Down Mode | 2.8mA | 2.2mA | 0.5 μ A | 0.5 μ A | Off | Off |
| 01 | Reduced-Power Mode | 2.8mA | 2.2mA | 0.4mA | 0.4mA | Reduced Power | On |
| 10 | | | | 0.4mA | 0.4mA | | |
| 11 | Normal Operation | 2.8mA | 2.2mA | 2.0mA | 1.8mA | Full Power | On |

* Circuit operation between conversions; during conversion all circuits are fully powered up.

The selected power-down mode (as shown in Table 12) is initiated after an analog-to-digital conversion is completed.

In all power modes the serial interface remains active, waiting for a new control byte to start conversion (see Figure 30 on page 21). Once the conversion is completed, the AS1532/AS1533 goes into the selected power mode until a new control byte is shifted in. In reduced power mode the AS1532/AS1533 will be able to start conversion immediately when running at decreased clock rates. In full power down mode wait until the internal reference has stabilized (dependent on the values of the capacitance of REF and REFADJ).

During initialization the AS1532/AS1533 immediately go into normal operation mode and are ready to convert after 4 μ s when using an external reference. When using the internal reference, wait until the internal reference has stabilized (dependent on the values of the capacitance of REF and REFADJ).

Reduced Power Mode


Reduced power mode is activated using bits PD1 and PD0 (see Table 12). When reduced power mode is asserted, the AS1532/AS1533 completes any conversion in progress and enters reduced power mode.

The next start of conversion puts the AS1532/AS1533 into normal operation mode. The 8-bit control byte shifted into the control register determines the next power mode. For example, if the 8-bit control byte contains PD1 = 0 and PD0 = 1, reduced power mode starts immediately after the conversion (see Figure 28).

The reduced-power mode achieves the lowest power consumption at speeds close to the maximum sample rate.


Figure 29 shows the AS1533 power consumption in reduced-power mode and normal operating mode (see Table 12 on page 19) with the internal reference and maximum clock speed.

Figure 28. Reduced-Power Mode Timing Waveforms (AS1533)



Note: The clock speed in reduced-power mode should be limited to 4.8MHz. Full power-down mode may provide increased power savings in applications where the devices are inactive for long periods of time, where intermittent bursts of high-speed conversions are required.

Figure 29. Normal Operation and Reduced Power Mode using Internal Reference (AS1533)



Full Power-Down Mode

Full power-down is activated using bits PD1 and PD0 (see Table 12). Full power-down mode offers the lowest power consumption at up to 1000 conversions per-channel per-second. When full power-down is asserted, the AS1532/AS1533 completes any conversion in progress and powers down into specified low-quiescent current state.

The start of the next conversion puts the AS1532/AS1533 into normal operation mode. The 8-bit control byte shifted into the control register determines the next power mode. For example, if the 8-bit control byte contains PD1 = 0 and PD0 = 0, full power-down mode starts immediately after the conversion (see Figure 30 on page 21)

A 0.01µF bypass capacitor plus the internal 17kΩ reference resistor at REFADJ form an R/C filter with a 170µs time constant. To achieve full 12-bit accuracy, 9 time constants (1.8ms) are required after power-up if the bypass capacitor is fully discharged between conversions. Waiting this 1.8ms in reduced-power mode instead of normal operation mode can further reduce power consumption. This is achieved by using the sequence shown in [Figure 30 on page 21](#).

[Figure 31 on page 21](#) shows the AS1533 power consumption for conversions using full power-down mode (PD1 = PD0 = 0 (see [Table 12](#)), an external reference, and the maximum clock speed. One dummy conversion to power-up the device is required, but no wait-time is necessary to start the second conversion, thereby achieving lower power consumption up to the full sampling rate.

Figure 30. Full Power-Down Timing Waveforms (AS1533)





Figure 31. Average Supply Current vs. Sampling Rate (AS1533, FULLPD, and External Reference)



Reference


The AS1532/AS1533 can operate with the internal or an external reference.

Internal Reference

The internal reference is selected by placing a capacitor between REFADJ and GND. The internally trimmed 1.22V bandgap voltage available at REFADJ is buffered with a gain of 2.045V/V to pin REF, where 2.5V are available. A decoupling capacitor is needed at pin REF.

Additionally the bandgap voltage can be adjusted about ±100mV by forcing a voltage to the REFADJ pin. The REFADJ input impedance is typically 17kΩ. [Figure 32](#) shows a possible arrangement.

Figure 32. Reference Adjust Circuit



External Reference

An external reference can be connected directly at pin REF. To use the external reference, the internal buffer must be disabled by connecting pin REFADJ to pin VDD. The input resistance is typically 15kΩ.

During conversion, an external reference at pin REF must deliver up to 350μA DC load current and have 10Ω or less output impedance. If the reference has a higher output impedance or is noisy, bypass it with a 4.7μF capacitor placed as close to pin REF as possible.

Note: Using the REFADJ input makes buffering the external reference unnecessary.

9 Application Information

Initialization

When power is first applied to the AS1532/AS1533 internal power-on reset circuitry sets the devices for normal operation. At this point, the devices can perform data conversions with CSN held low.

Note: The device requires 10 μ s after the power supplies stabilize; no conversions should be initiated during this time.

The digital output at pin DOUT will be all 0s until an analog-to-digital conversion is initiated.

Serial Interface

The AS1532/AS1533 fully support SPI, QSPI, and Microwire interfaces. For SPI, select the correct clock polarity and sampling edge in the SPI control registers (set CPOL = 0 and CPHA = 0).

Note: Microwire, SPI, and QSPI all transmit a byte and receive a byte at the same time.

Using the circuit shown in [Figure 33 on page 24](#), the simplest software interface requires only three 8-bit transfers to perform a conversion (one 8-bit transfer to configure the AS1532/AS1533, and two more 8-bit transfers to clock out the 12-bit conversion result).


Serial Interface Configuration

The following steps describe how to configure the serial interface:

1. Confirm that the CPU serial interface is in master mode (so the CPU generates the serial clock).
2. Choose a clock frequency from 500kHz to 6.4MHz (AS1532) or 4.8MHz (AS1533).
3. Set up the control byte and call it TB1. TB1 should be in the format 1XXXXXXX binary, where the Xs indicate the selected channel, conversion mode, and power mode.
4. Use a general-purpose I/O line on the CPU to pull CSN low.
5. Transmit TB1 and simultaneously receive a byte (RB1). Ignore this byte.
6. Transmit a byte of all zeros (00h) and simultaneously receive byte RB2.
7. Transmit a byte of all zeros (00h) and simultaneously receive byte RB3.
8. Pull CSN high.

Bytes RB2 and RB3 (see [Figure 21 on page 17](#)) contain the results of the conversion, padded with three leading zeros and one trailing zero. The total conversion time is a function of the serial-clock frequency and the amount of idle time between 8-bit transfers. To avoid excessive track/hold droop, make sure the total conversion time does not exceed 120 μ s.


Figure 33. Operational Diagram



QSPI Interface

The AS1532/AS1533 can interface with QSPI using the circuit in Figure 34 (fsCLK = 4.0MHz, CPOL = 0, CPHA = 0). This QSPI circuit can be programmed to do a conversion on each of the four channels. The result is stored in memory without affecting CPU performance, since QSPI incorporates a micro-sequencer.

Figure 34. QSPI Interface Connections



Layout Considerations

The AS1532/AS1533 require proper layout and design procedures for optimum performance.

- Use printed circuit boards; wirewrap boards should not be used.
- Analog and digital traces should be separate and should not run parallel to each other (especially clock traces).
- Digital traces should not run beneath the AS1532/AS1533.
- Use a single-point analog ground at GND, separate from the digital ground (see [Figure 35](#)). Connect all other analog grounds and DGND to this star ground point for further noise reduction. No other digital system ground should be connected to this single-point analog ground. The ground return to the power supply for this ground should be low impedance and as short as possible for noise-free operation.
- High-frequency noise in the V_{DD} power supply may affect the AS1532/AS1533 high-speed comparator. Bypass this supply to the single-point analog ground with 0.1μF and 4.7μF bypass capacitors. Bypass capacitors should be as close to the device as possible for optimum power supply noise-rejection. If the power supply is very noisy, a 10Ω resistor can be connected as a low-pass filter to attenuate supply noise (see [Figure 35](#)).

Figure 35. Recommended GND Design

