imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





austriamicrosystems AG

is now

ams AG

The technical content of this austriamicrosystems datasheet is still valid.

Contact information:

Headquarters: ams AG Tobelbaderstrasse 30 8141 Unterpremstaetten, Austria Tel: +43 (0) 3136 500 0 e-Mail: ams_sales@ams.com

Please visit our website at www.ams.com

Datasheet

austriamicrosystems

(01

AS3648 2000mA High Current LED Flash Driver

1 General Description

The AS3648 is an inductive high efficient DCDC step up converter with two current sinks. The DCDC step up converter operates at a fixed frequency of 4MHz and includes soft startup to allow easy integration into noise sensitive RF systems. The two current sinks can operate in flash / torch / assist (=video) light modes.

The AS3648 includes flash timeout, overvoltage, overtemperature, undervoltage and LED short circuit protection functions. A TXMASK/TORCH function reduces the flash current in case of parallel operation to the RF power amplifier and avoids a system shutdown. Alternatively this pin can be used to directly operate the torch light directly.

The AS3648 is controlled by an I^2C interface and has a hardware automatic shutdown if SCL=0 for 100ms. Therefore no additional enable input is required for shutting down of the device once the system shuts down.

The AS3648 is available in a space-saving WL-CSP package measuring only 2.25x1.5x0.6mm and operates over the -30°C to +85°C temperature range.


Figure 1. Typical Operating Circuit

2 Key Features

- High efficiency 4MHz fixed frequency DCDC Boost converter with soft start allows small coils
 - Stable even in coil current limit
- LED current adjustable up to 2000mA
- Two LED operation or single LED operation (combine LED_OUT1 with LED_OUT2)
- Automatic current adjustment for low battery voltage
- PWM operation for lower output current for reliable light output of the LED; running at 31.25kHz to avoid audible noise
- Protection functions: Automatic Flash Timeout timer to protect the LED(s) Overvoltage and undervoltage Protection Overtemperature Protection LED short/open circuit protection
- I²C Interface with automatic shutdown
- 5V constant voltage mode operation
- Available in tiny WL-CSP Package, 13 balls 0.5mm pitch 2.25x1.5x0.6mm, package size

3 Applications


Flash/torch/videolight for smartphones, feature-phones, tablets, DSCs, DVCs



4 Pinout

Pin Assignment

Figure 2. Pin Assignments (Top View)



Pin Description

Table 1. Pin Description for AS3648

Pin Number	Pin Name	Description
A1	VOUT1	DCDC converter output capacitor - make a short connection to Cvout / VOUT2
A2	GND	Power and analog ground; make a short connection between both balls
A3	LED_OUT1	Flash LED current sink
B1	SW1	DCDC converter switching node - make a short connection to SW2 / coil LDCDC
B2	GND	Power and analog ground; make a short connection between both balls
C1	VOUT2	DCDC converter output capacitor - make a short connection to CVOUT / VOUT1
C2	SW2	DCDC converter switching node - make a short connection to SW1 /coil LDCDC
C3	LED_OUT2	Flash LED current sink
D1	SCL	serial clock input for I ² C interface
D2	VIN	Positive supply voltage input - connect to supply and make a short connection to input capacitor CVIN and to coil LDCDC
E1	SDA	serial data input/output for I ² C interface (needs external pullup resistor)
E2	STROBE	Digital input with pulldown to control strobe time for flash function
	TXMASK/	Function 1: Connect to RF power amplifier enable signal - reduces currents during flash to avoid a system shutdown due to parallel operation of the RF PA and the flash driver
E3	TORCH	Function 2: Operate torch current level without using the I ² C interface to
		operate the torch without need to start a camera processor (if the I ² C is connected to the camera processor

5 Absolute Maximum Ratings

Stresses beyond those listed in Table 3 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Table 4, "Electrical Characteristics," on page 4 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameter	Min	Мах	Units	Comments	
VIN to GND	-0.3	+7.0	V	· · · · · · · · · · · · · · · · · · ·	
STROBE, TXMASK/TORCH, SCL, SDA to GND	-0.3	VIN + 0.3	V	max. +7V	
SW1/2, VOUT1/2, LED_OUT1/2 to GND	-0.3	+7.0	V		
VOUT1/2 to SW1/2	-0.3		V	Note: Diode between VOUT1/2 and SW1/2	
voltage between GND pins	0.0	0.0	V	short connection recommended	
Input Pin Current without causing latchup	-100	+100 +IIN	mA	Norm: EIA/JESD78	
Continuous Power Dissipation (T _A = +70°C)					
Continuous power dissipation		1230	mW	P⊤ at 70°C ¹	
Continuous power dissipation derating factor		16.7	mW/ºC	PDERATE ²	
Electrostatic Discharge					
ESD HBM pins LED_OUT1/2 ³	5	±8000	V	Norm: JEDEC JESD22-A114F	
ESD HBM		±2000	V	7	
ESD CDM		±500	V	Norm: JEDEC JESD 22-C101E	
ESD MM		±100	V	Norm: JEDEC JESD 22-A115-B	
Temperature Ranges and Storage Condition	is		1		
Junction to ambient thermal resistance	C	60 ⁴	°C/W	For more information about thermal metrics, see application note AN01 Thermal Characteristics	
Junction Temperature		+150	°C	Internally limited (overtemperature protection), max. 20000s	
Storage Temperature Range	-55	+125	°C		
Humidity	5	85	%	Non condensing	
Body Temperature during Soldering		+260	°C	according to IPC/JEDEC J-STD-020	
Moisture Sensitivity Level (MSL)	MS	SL 1		Represents a max. floor life time of unlimited	

Table 3. Absolute Maximum Ratings

1. Depending on actual PCB layout and PCB used measured on demoboard; for peak power dissipation during flashing see document 'AS3648 Thermal Measurements'

2. PDERATE derating factor changes the total continuous power dissipation (PT) if the ambient temperature is not 70°C. Therefore for e.g. TAMB=85°C calculate PT at 85°C = PT - PDERATE * (85°C - 70°C)

4. Measured on AS3648 Demoboard.

^{3.} Pins LED_OUT1 connected to LED_OUT2 and capacitor Cvout connected to VOUT1/2 and GND; both GND pins connected together

6 Electrical Characteristics

 V_{VIN} = +2.7V to +4.4V, TAMB = -30°C to +85°C, unless otherwise specified. Typical values are at V_{VIN} = +3.7V, TAMB = +25°C, unless otherwise specified.

Table 4. Electrical Characteristics

Symbol	Parameter	Condition		Min	Тур	Max	Unit	
General Op	erating Conditions							
Vvin	Supply Voltage	pin VIN		2.7	3.7	4.4	V	
VVINREDUCE		AS3648 functionally work	ting, but not all	2.5		2.7		
D_FUNC	Supply Voltage	parameters fulf	filled	4.4		5.5	V	
ISHUTDOWN	Shutdown Current	TXMASK/TORCH=L, SC Vvin<3.7V	CL=SDA=0V,		0.6	2.0	μA	
ISTANBY	Standby Current	interface active, TXMAS Vvin<3.7V ¹			1.0	10	μA	
Тамв	Operating Temperature			-30	25	85	°C	
Eta	Application Efficiency (DCDC and current sink)	LCOIL=0.6µH@3A, LE: LED_OUT1,2=1300mA ² ,		Ś	84		%	
DCDC Step	Up Converter							
Vvout	DCDC Boost output Voltage (pin VOUT1/2)	6	0	2.8		5.5	V	
Vvout5v	DCDC Boost output Voltage (pin VOUT1/2)	constant voltage mode const_v_mode (see p	e operation bage 25)=1		5.0		V	
R PMOS	On-resistance	DCDC internal PMC		70		mΩ		
RNMOS	On-resistance	DCDC internal NMC	DS switch		70		mΩ	
fclk	Operating Frequency	All internal timings are de oscillator	rived from this	-7.5%	4.0	+7.5%	MHz	
Current Sin	ks					•		
VLED	LED forward voltage	two flash LEDs at 1800mA combined			3.5	3.95	V	
VLLD		single flash LED at	2.8		4.2	V		
		dual flash LED	current_boost=1	0		2000 ³	mA	
ILED_OUT	LED_OUT1/2 current sinks output combined		current_boost=0	0		1800		
		single flash Ll			1600	mA		
ILED_OUT Δ	LED_OUT1/2 current	ILED_OUT>=800mA or ILEI 0°C < TJ < 100	-7		+7	%		
	sink accuracy	500mA <iled_out<800ma, (<="" td=""><td>-5</td><td></td><td>+5</td><td>%</td></iled_out<800ma,>	-5		+5	%		
ILED_OUT	LED_OUT1/2 ramp	Ramp-up During startup			250	1000	μs	
RAMP	time	Ramp-dowr	<u></u> ו		500	1000	μs	
ILED_OUT RIPPLE	LED_OUT current ripple	Iled_out = 1000mA, E	3W=20MHz		20		mApp	
	LED_OUT current	Minimum voltage between pin LED OUT1/2 and GND	current_boost=0		325			
VILED_COMP	sink voltage compliance	for operation of the current sink	current_boost=1		360		mV	

Symbol	Parameter	Condition	Min	Тур	Мах	Unit
VLED_OUTC OMP_HYST	Comparators hysteresis	Hysteresis for comparators between LED_OUT1 and LED_OUT2 reporting signals led_out1above2 and led_out2above1		30		mV
VHIGH_VDS	Comparator High VDS	low vds and high vds comparator - see 4MHz/		900		m\/
VLOW_VDS	Comparator Low VDS	1MHz Operating Mode Switching on page 11		320		mV
ILEAK_ LED_OUT	LED_OUT1/2 Leakage Current	Pins LED_OUT1 and LED_OUT2	-1.0	0.0	+1.0	μA
Protection a	and Fault Detection Fu	nctions (see page 11)				
VVOUTMAX	VVOUT overvoltage protection	DCDC Converter Overvoltage Protection	5.0	5.3	5.6	v
	Current Limit for coil LDCDC (Pin SW)	coil_peak=00b	1.8	2.0	2.23	
	measured at 40%	coil_peak=01b	2.25	2.5	2.78	
Ilimit	PWM duty cycle ⁴	default value coil_peak (see page 23)=10b	2.7	3.0	3.34	А
	maximum 40000s lifetime operation in overcurrent limit	coil_peak=11b	3.15	3.5	3.9	
VLEDSHORT	Flash LED short circuit detection voltage	Voltage measured between pins VOUT1,2 and LED_OUT1,2		1.0		V
TOVTEMP	Overtemperature Protection			144		°C
Tovtemphy st	Overtemperature Hysteresis	Junction temperature		5		°C
tFLASHTIMEO UT	Flash Timeout Timer	Can be adjusted with register flash_timeout (page 26)	2		1280	ms
01		accuracy	-7.5		+7.5	%
Vuvlo	Undervoltage Lockout	Falling VVIN Rising VVIN	2.25 Vuvlo	2.4 Vuvlo		V V
Digital Inter	face		+0.05	+0.1	+0.15	
Digital inter						
Vін	High Level Input Voltage	Pins SCL, SDA.	1.26		Vvin	V
VIL	Low Level Input Voltage	Pin TXMASK/TORCH in external torch mode (ext_torch_on=10)	0.0		0.54	V
VIHFLASH	High Level Input Voltage	Pin STROBE. Pin TXMASK/TORCH for TxMask mode	0.7		Vvin	V
VILFLASH	Low Level Input Voltage	(ext_torch_on=01) ⁵	0.0		0.54	V
Vol	Low Level Output Voltage	pin SDA, Io∟=3mA			0.3	V
ILEAK	Leakage current	Pins SCL, SDA	-1.0	0.0	+1.0	μA
IPD	Pulldown current to GND ⁶	Pins TORCH, STROBE and TXMASK/TORCH		36		μA
t DEBTORCH	TORCH debounce time		6.3	9	11.7	ms
TIMEOUT	SCL timeout	In indicator, assist or flash mode, if SCL is low longer than this timeout, the AS3648 automatically enters shutdown mode	35		100	ms

Table 4. Electrical Characteristics (Continued)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I ² C mode ti	mings - see Figure 3 or	n page 7	•			
fsclk	SCL Clock Frequency		1/ ttimeo UT		400	kHz
t _{BUF}	Bus Free Time Between a STOP and START Condition		1.3			μs
t _{HD:STA}	Hold Time (Repeated) START Condition ⁷		0.6			μs
t _{LOW}	LOW Period of SCL Clock		1.3			μs
t _{HIGH}	HIGH Period of SCL Clock		0.6			μs
t _{SU:STA}	Setup Time for a Repeated START Condition		0.6			μs
t _{HD:DAT}	Data Hold Time ⁸		0		0.9	μs
t _{SU:DAT}	Data Setup Time ⁹		100			ns
t _R	Rise Time of Both SDA and SCL Signals		20 + 0.1C _B		300	ns
t _F	Fall Time of Both SDA and SCL Signals	2.0	20 + 0.1C _B		300	ns
tsu:sto	Setup Time for STOP Condition		0.6			μs
CB	Capacitive Load for Each Bus Line	C_B — total capacitance of one bus line in pF			400	pF
C _{I/O}	I/O Capacitance (SDA, SCL)				10	pF

1. For VBAT=4.5V, SCL=1.8V, SDA=1.8V maximum ISTANBY is <16µA.


- 2. To improve efficiency at low output currents, the active part of the internal switching transistor PMOS is reduced in size to 1/5 its original size. This reduces the current required to drive the PMOS transistor and therefore improves overall efficiency at low output currents.
- 3. The maximum current driving capability depends on supply voltageVviN, LED forward voltage and coil peak current limit.
- 4. Due to slope compensation of the current limit, ILIMIT changes with duty cycle see Figure 16 on page 10.
- 5. The logic input levels VIH and VIL allow for 1.2V or 1.8V supplied driving circuit
- 6. A pulldown current of 36µA is equal to a pulldown resistor of $42k\Omega$ at 1.5V
- 7. After this period, the first clock pulse is generated.
- 8. A device must internally provide a hold time of at least 300ns for the SDA signal (referred to the V_{IHMIN} of the SCL signal) to bridge the undefined region of the falling edge of SCL.
- 9. A fast-mode device can be used in a standard-mode system, but the requirement $t_{SU:DAT}$ = to 250ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_R max + $t_{SU:DAT}$ = 1000 + 250 = 1250ns before the SCL line is released.

Datasheet, Confidential - Electrical Characteristics



Timing Diagrams

Figure 3. l^2C mode Timing Diagram





austriamicrosystems

7 Typical Operating Characteristics

VVIN = 3.7V, T_A = +25°C (unless otherwise specified), LED: Osram Phaser 2 (VFLED=3.8V at 1A)








Figure 6. Battery Current vs. VVIN




















Figure 5. Application Efficiency (PLED/PVIN) vs. VVIN

www.austriamicrosystems.com/AS3648











Figure 12. ILED Rampdown (ILED_OUT=1.0A)

















8 Detailed Description


The AS3648 is a high performance DCDC step up converter with internal PMOS and NMOS switches. Its output is connected to one or two flash $LEDs^1$ with an internal current sink. The device is controlled by the pins SDA and SCL in I^2C mode.

The actual operating mode like standby, assist light, indicator or flash mode, can then be chosen by the interface. If not in standby mode, the device automatically enters shutdown mode by keeping SCL low for more than tTIMEOUT².

The AS3648 includes a fixed frequency DCDC step-up with accurate startup control. Together with the current sink (on LED_OUT1/2) it includes several protection and safety functions.

Internal Circuit Diagram





Softstart / Soft ramp down

During startup and ramp down the LED current is smoothly ramped up and ramped down. If the DCDC converter goes out of regulation (measured by monitoring the voltage across the current sinks), the ramp up is temporarily stopped in order for the DCDC to return to regulation³.

- 2. Following registers are reset to their default value if the timeout expires: out_on=0, ext_torch_on=00, mode_setting=00, const_v_mode=0.
- 3. The actual value of the LED current setting can be readout by the register led_current_actual (see page 29) to allow the camera processor to adopt to the actual operating conditions.

^{1.} If two LEDs are connected, it is possible to operate each of the two LEDs individually as the LED current can be selected individually.

4MHz/1MHz Operating Mode Switching

If freq_switch_on (see page 28)=1 and in flash and assist light mode (indicator mode or low current mode using PWM mode -see mode_setting (page 26) - always will use pulseskip) if led_current1>=40h and led_current2>=40h and current_boost=0, the DCDC converter always operates in PWM mode (exception: PFM mode is allowed during startup) to reduce EMI in EMI sensitive systems. For flash and assist light mode and high duty cycles close to 100% on-time (maximum duty cycle) of the PMOS, the DCDC converter can switch into a 1MHz operating mode and maxi-

mum duty cycle to improve efficiency for this load condition⁴. The DCDC converter returns back to its normal 4MHz operating frequency when load or supply conditions change. Due to this switching between two fixed frequencies the noise spectrum of the system is exactly defined and predictable. If improved efficiency is required, the fixed switching between 1MHz / 4MHz can be disabled by freq_switch_on (see page 28)=0. In this case pulseskip will be used.

The internal circuit for switching between these two frequencies is shown in Figure 17:




Figure 17. Internal circuit of 4MHz/1Mhz selection

Note: For simplicity Figure 17 shows only a single current sink.

Protection and Fault Detection Functions

The protection functions protect the AS3648 and the LED(s) against physical damage. In most cases a Fault register bit is set, which can be readout by the I^2C interface. The fault bits are automatically cleared by a I^2C readout of the fault register. Additionally the DCDC is stopped and the current sinks are disabled⁵ by resetting out_on=0, mode_setting=00 and ext_torch_on=00.

Overvoltage Protection

In case of no or a broken LED(s) at the pin LED_OUT1/2 and an enabled DCDC converter, the voltage on VOUT1/2 rises until it reaches VVOUTMAX (overvoltage condition) and the voltage across the current source is below low_vds⁶., the DCDC converter is stopped, the current sources are disabled and the bit fault_ovp (see page 28) is set⁷.

- 6. If overvoltage is reached, but none of the low_vds comparator(s) triggers, VOUT1/2 is still regulated below VVOUTMAX.
- 7. In constant voltage mode (5V generation, register bit const_v_mode=1) this fault is disabled.

^{4.} Efficiency compared to a 4MHz only DCDC converter forced to operate with minimum duty cycle.


^{5.} Applies for all faults except TXMASK event occurred


Datasheet, Confidential - Detailed Description

Short Circuit Protection

After the startup of the DCDC converter, the voltage on LED_OUT1/2 is continuously monitored and compared against

VLEDSHORT if the LED current is above 14mA⁸ (current_boost=0), 15.6mA (current_boost=1)⁹ (see Figure 18). If the voltage across the LED (VFLED = VOUT1/2-LED_OUT1/2) stays below VLEDSHORT, the DCDC is stopped (as a shorted LED is assumed), the current sinks are disabled and the bit fault_led_short (see page 28) is set. In a dual LED configuration for the AS3648, if a single shorted LED is detected, this LED is disabled and the device continuous operation with the other LED.





Overtemperature Protection

The junction temperature of the AS3648 is continuously monitored. If the temperature exceeds TOVTEMP, the DCDC is stopped, the current sinks are disabled (instantaneous) and the bit fault_overtemp (see page 28) is set. The driver is

automatically re-enabled¹⁰ once the junction temperature drops below TOVTEMP-TOVTEMPHYST.

TXMASK event occurred

If during flash, TXMASK current reduction is enabled (see TXMASK on page 14, configured by ext_torch_on=01) and a TXMASK event happened (pin TXMASK/TORCH=1), the fault register bit fault_txmask (see page 27) is set.

Flash Timeout

If the flash is started a timeout timer is started in parallel. If the flash duration defined by the STROBE input (strobe_on = 1 and strobe_type = 1, see Figure 26 on page 18) exceeds tFLASHTIMEOUT (adjustable by register flash_timeout (see page 26)), the DCDC is stopped and the flash current sinks (on pin LED_OUT1/2) are disabled and fault_timeout is set.

If the flash duration is defined by the timeout timer itself (strobe_on = 0, see Figure 24 on page 17), the register fault_timeout is set after the flash has been finished.

Supply undervoltage Protection

If the voltage on the pin VIN (=battery voltage) is or falls below VUVLO, the AS3648 is kept in shutdown state and all registers are set to their default state.


Wakeup Circuit - Power off detection


In flash, assist light and indicator mode (register mode_setting (page 26)=01, 10 or 11) and out_on (page 27)=1, if SCL is L for more than tTIMEOUT, shutdown mode is automatically entered. This feature automatically detects a power-off of the controlling circuit driving SCL and SDA (VDD_I/F goes to 0V e.g. due to a low power condition of the driving circuit) - the internal circuit is shown in Figure 19:

^{8.} Measured for each LED_OUT1/2 pin

^{9.} To avoid errors in short LED detection for LEDs with a high leakage current

^{10.}In constant voltage mode (const_v_mode=1) the DCDC will not be automatically re-enabled.





In shutdown mode once pin SCL goes high for the first time, the internal counter shown in Figure 19 is immediately reset thus releasing the internal RESET (assuming VIN is above VUVLO) signal and allows instant communication on the I^2C bus. Therefore no additional action is required to leave the shutdown mode and start I^2C communication.

Purpose of this circuit

The purpose of this circuit is an additional security mechanism.

Assume the user programmed torch or indicator operation (there is no timeout for these operating modes) and the battery slowly drops below the undervoltage limit of the system. The processor would get an reset by the PMIC and the LDO operating VDD_I/F is switched off, but the processor might not have been able to switch-off the torch/indicator operation of the AS3648. Due to the implemented security mechanism the AS3648 detects a power off of VDD_I/F and automatically enters shutdown.

Current consumption in standby/shutdown mode

The AS3648 is designed to draw minimum current in standby and shutdown mode. There is a small difference in current consumption between these two operating modes (typ. 300nA) only due to the internal level shifters (see the schmitt trigger input buffers connected to SCL and SDA in Figure 19) for shifting up the voltage on SCL/SDA (VDD_I/F e.g. 1.8V) to the supply voltage on VIN (e.g. 3.7V). If the AS3648 is driven with digital levels close to 0V/VIN, the current consumption for standby mode is identical to shutdown mode.

Operating Mode and Currents

The output currents and operating mode are selected according to the following table:

Table 5	Operating Mode and current settings	
Table J.	Operating mode and current settings	

			AS3648	configur	ation	operating mode and currents		
SCL and SDA	TORCH	STROBE	mode_ setting (see page 26)	out_on (see page 27)	Condition	Mode	LED_OUT1/2 output current	
SCL low for tTIME OUT ¹	x	x	х	х	if previous operating mode was indicator, assist light or flash mode	shutdown all registers are reset to their default values	0	

			AS3648	configur	ation	operating mod	le and currents		
SCL and SDA	токсн	STROBE	mode_ setting (see page 26)	out_on (see page 27)	Condition	Mode	LED_OUT1/2 output current		
	х	х	10, 01 or 11	0					
	х	х			ext_torch_on (see page 23) not 10	standby	0		
	0	Х			ext_torch_on =10				
	1	x	00	X	ext_torch_on =10	external torch mode	LED current is defined by the 7LSB ² bits of led_current1 and led_current2		
¹ ² C commands are accepted	х	x	01	1		indicator mode or low current pwm mode ³	LED current is defined by the 6LSB bits (bits 50) of led_current1 and led_current2 pwm modulated with 31.25kHz defined by register inct_pwm (1/ 164/16)		
I ² C comma	х	x	10	1	S	assist light mode	LED current is defined by the 7LSB ² bits (60) of led_current1 and led_current2		
	х	х			strobe_on (see page 27) = 0	flash mode;			
	х	X 0->1		1	strobe_on = 1 and strobe_type (see page 27) = 0	flash duration defined by flash_timeout (see page 26)	LED current is defined by led_current1 and led_current2 - the current can be reduced		
	х	1			1 flash mode; strobe_on = 1 and strobe_type = 1 STROBE input; timeou		flash mode;		during flash, see Flash Current Reductions below

1. SCL low for TTIMEOUT and operating mode is indicator, assist or flash mode then shutdown mode is entered.

- 2. The MSB bit of this register not used to protect the LED; therefore the maximum assist / torch light current = half the maximum flash current
- 3. The low current mode is a general purpose PWM mode to drive less current through the LED in average, but keep the actual pulsed current in a range where the light output from the LED is still specified. As only the 6 LSBs of led_current1 and led_current2 are used the maximum current is limited to 1/4 of the maximum flash current.

Flash Current Reductions

TXMASK

Usually the flash current is defined by the register led_current1 and led_current2. If the TXMASK/TORCH input is used and (configured by ext_torch_on=01), the flash current is reduced to flash_txmask_current if TXMASK/TORCH=1.

Current Reduction by VIN measurements in Flash Mode

Due to the high load of the flash driver and the ESR of the battery (especially critical at low temperatures), the voltage on the battery drops. If the voltage drops below the reset threshold of the system would reset. To prevent this condition the AS3648 monitors the battery voltage and keeps it above vin_low_v_run as follows:

Before a flash is started the voltage on VIN is measured. If the voltage is below the setting of vin_low_v the fault_uvlo (see page 27) is set and the flash is disabled (driver stays in shutdown) if vin_low_v_shutdown=1. The flash current is reduced to flash_txmask_current if vin_low_v_shutdown=0.

During flash, if the voltage on VIN drops below the threshold defined by vin_low_v_run, the flash current is reduced (or ramping of the current is stopped during flash current startup) and fault_uvlo is set. The timing for the reduction of the current is 8µs/LSB current change.

During the flash pulse the actual used current can be readout by the register led_current_actual.

After the flash pulse the minimum current can be readout by the register led_current_min - this allows to adjust the camera sensitivity (gain or iso-settings) for the subsequent flash pulse (e.g. when using a pre-flash and a main flash pulse).

The internal circuit for low voltage current reductions are shown in Figure 20:




Figure 20. Low Voltage current Reduction Internal Circuit

A mobile phone camera flash system can trigger a diagnostic flash and a main-flash:

The diagnostic flash is initiated by the processor. After this diagnostic flash, the determined maximum flash current can be read back through the I²C interface from register led_current_min (see page 29) and used for the setting for the main flash. Therefore the current in the main-flash is constant and additionally the camera system can use this current for picture quality adjustments - the waveforms for this concept are shown in Figure 21:




Figure 21. Low Voltage current Reduction Waveform with diagnostic-Flash and Main-Flash Phase

If the diagnostic flash should be short (e.g. 10ms) it is recommended to operate this diagnostic flash at slightly higher vin low v run setting compared to the main flash as shown in Figure 22:




Figure 22. Low Voltage current Reduction Waveform with short diagnostic-Flash and Main-Flash Phase


The different settings for vin_low_v_run allow a constant main flash current without dropping VIN below vin_low_v_run.


Datasheet, Confidential - Detailed Description

austriamicrosystems

Load Balancing

To improve the efficiency of the AS3648 for LEDs with unmatched forward voltage and reduce the internal power dissipation of the AS3648, set the bit load_balance_on=1. This bit can change the currents through the LEDs by up to +/-15% (up to 115%/85% of set current between LED_OUT1 to LED_OUT2) to match the forward voltage of the LED better as shown in Figure 23:





Flash Strobe Timings

The flash timing are defined as follows:

 Flash duration defined by register flash_timeout and flash is started immediately when this mode is selected by the I²C command (see Figure 24):


set strobe_on = 0, start the flash by setting out_on = 1

Flash duration defined by register flash_timeout and flash started with a rising edge on pin STROBE (see Figure 25):


set strobe_on = 1 and strobe_type = 0

3. Flash start and timing defined by the pin STROBE; the flash duration is limited by the timeout timer defined by flash_timeout (see Figure 26 and Figure 34): set strobe on = 1 and strobe type = 1


















Figure 27. AS3648 flash duration and start defined by STROBE, limited by flash_timeout; timer expired



I²C Serial Data Bus

The AS3648 supports the I²C bus protocol. A device that sends data onto the bus is defined as a transmitter and a device receiving data as a receiver. The device that controls the message is called a master. The devices that are controlled by the master are referred to as slaves. A master device that generates the serial clock (SCL), controls the bus access, and generates the START and STOP conditions must control the bus. The AS3648 operates as a slave on

the I²C bus. Within the bus specifications a standard mode (100kHz maximum clock rate) and a fast mode (400kHz maximum clock rate) are defined. The AS3648 works in both modes. Connections to the bus are made through the open-drain I/O lines SDA and SCL.

The following bus protocol has been defined (Figure 28):

- Data transfer may be initiated only when the bus is not busy.
- During data transfer, the data line must remain stable whenever the clock line is HIGH. Changes in the data line while the clock line is HIGH are interpreted as control signals.

Accordingly, the following bus conditions have been defined:

Bus Not Busy

Both data and clock lines remain HIGH.

Start Data Transfer

A change in the state of the data line, from HIGH to LOW, while the clock is HIGH, defines a START condition.

Stop Data Transfer

A change in the state of the data line, from LOW to HIGH, while the clock line is HIGH, defines the STOP condition.

Data Valid

The state of the data line represents valid data when, after a START condition, the data line is stable for the duration of the HIGH period of the clock signal. The data on the line must be changed during the LOW period of the clock signal. There is one clock pulse per bit of data.

Each data transfer is initiated with a START condition and terminated with a STOP condition. The number of data bytes transferred between START and STOP conditions are not limited, and are determined by the master device. The information is transferred byte-wise and each receiver acknowledges with a ninth bit.

Acknowledge

Each receiving device, when addressed, is obliged to generate an acknowledge after the reception of each byte. The master device must generate an extra clock pulse that is associated with this acknowledge bit.

A device that acknowledges must pull down the SDA line during the acknowledge clock pulse in such a way that the SDA line is stable LOW during the HIGH period of the acknowledge-related clock pulse. Of course, setup and hold times must be taken into account. A master must signal an end of data to the slave by not generating an acknowledge bit on the last byte that has been clocked out of the slave. In this case, the slave must leave the data line HIGH to enable the master to generate the STOP condition.




Figure 28. Data Transfer on I²C Serial Bus

Depending upon the state of the R/W bit, two types of data transfer are possible:

- 1. Data transfer from a master transmitter to a slave receiver. The first byte transmitted by the master is the slave address. Next follows a number of data bytes. The slave returns an acknowledge bit after each received byte. Data is transferred with the most significant bit (MSB) first.
- 2. Data transfer from a slave transmitter to a master receiver. The master transmits the first byte (the slave address). The slave then returns an acknowledge bit, followed by the slave transmitting a number of data bytes. The master returns an acknowledge bit after all received bytes other than the last byte. At the end of the last received byte, a "not acknowledge" is returned. The master device generates all of the serial clock pulses and the START and STOP conditions. A transfer is ended with a STOP condition or with a repeated START condition. Since a repeated START condition is also the beginning of the next serial transfer, the bus is not released. Data is transferred with the most significant bit (MSB) first.

The AS3648 can operate in the following two modes:

 Slave Receiver Mode (Write Mode): Serial data and clock are received through SDA and SCL. After each byte is received an acknowledge bit is transmitted. START and STOP conditions are recognized as the beginning and end of a serial transfer. Address recognition is performed by hardware after reception of the slave address and direction bit (see Figure 29). The slave address byte is the first byte received after the master generates the START condition. The slave address byte contains the 7-bit AS3648 address, which is 0110000,

followed by the direction bit (R/W), which, for a write, is 0.¹¹ After receiving and decoding the slave address byte the device outputs an acknowledge on the SDA line. After the AS3648 acknowledges the slave address + write bit, the master transmits a register address to the AS3648. This sets the register pointer on the AS3648. The master may then transmit zero or more bytes of data, with the AS3648 acknowledging each byte received. The address pointer will increment after each data byte is transferred. The master generates a STOP condition to terminate the data write.

2. Slave Transmitter Mode (Read Mode): The first byte is received and handled as in the slave receiver mode. However, in this mode, the direction bit indicates that the transfer direction is reversed. Serial data is transmitted on SDA by the AS3648 while the serial clock is input on SCL. START and STOP conditions are recognized as the beginning and end of a serial transfer (Figure 30 and Figure 31). The slave address byte is the first byte received after the master generates a START condition. The slave address byte contains the 7-bit AS3648

address, which is 0110000, followed by the direction bit (R/W), which, for a read, is 1.¹² After receiving and decoding the slave address byte the device outputs an acknowledge on the SDA line. The AS3648 then begins to transmit data starting with the register address pointed to by the register pointer. If the register pointer is not written to before the initiation of a read mode the first address that is read is the last one stored in the register pointer. The AS3648 must receive a "not acknowledge" to end a read.




Figure 29. Data Write - Slave Receiver Mode

^{11.} The address for writing to the AS3648 is 60h = 01100000b

^{12.} The address for read mode from the AS3648 is 61h = 01100001b







Figure 31. Data Read (Write Pointer, Then Read) - Slave Receive and Transmit



< echine



Register Description

Table 6. ChipID Register

	Addr: 0	ChipID Register					
	Addi. U	This register has a fixed ID					
Bit	Bit Name	Default	Access	Description			
2:0	version	Xh	R	AS3648 chip version number			
7:3	fixed_id	10110b	R	This is a fixed identification (e.g. to verify the I ² C communication)			
Table 7. Current Set LED1 Register							
	Addr: 1			Current Set LED1 Register			
Addr: 1				This register defines design versions			

Table 7. Current Set LEDT Rediste	Table 7.	Current Set LED1 Register
-----------------------------------	----------	---------------------------

Addr: 1		Current Set LED1 Register					
		This register defines design versions					
Bit	Bit Name	Default	Access		Description		
			9	Caut Oh 1h 2h	ion: Define the current on pin LED_OUT1assist mode uses bits 6:0 of this current setting (max. half of full current setting) indicator or low current pwm mode uses only 5:0 of this current setting (max. 1/4 of full current setting) 0mA 3.5mA 7.1mA		
7:0	led_current1	9Ch	R/W	 3Fh	 222.4mA (maximum current for indicator or low		
					current pwm mode, mode_setting=01)		
					· · · · · · · · · · · · · · · · · · ·		
			G	7Fh	448.2mA (maximum current for assist light mode, mode_setting=10)		
				9Ch	551mA - default setting		
		707					
				FEh	896.5mA (996.1mA ¹ if current_boost=1)		
				FFh	900mA (1000mA ¹ if current_boost=1)		

1. Do not use current_boost=1 for currents <= 900mA

K 80

Table 8.	Current Set LED2 Register
----------	---------------------------

Addr: 2			Current Set LED2 Register This register defines LED Currents					
Bit	Bit Name	Default	Access	s Description				
	led_current2		R/W	Define the current on pin LED_OUT2 in flash mode assist mode uses bits 6:0 of this current setting (max. half of full current setting) indicator or low current pwm mode uses only 5:0 of this current setting (max. 1/4 of full current setting)				
				0h	0mA			
				1h	3.5mA			
				2h	7.1mA			
7:0		9Ch		3Fh	222.4mA (maximum current for indicator or low current pwm mode, mode_setting=01)			
				7Fh	448.2mA (maximum current for assist light mode, mode_setting=10)			
				•••				
				9Ch	551mA - default			
				FEh	896.5mA (996.1mA ¹ if current_boost=1)			
				FFh	900mA (1000mA ¹ if current_boost=1)			

1. Do not use current_boost=1 for currents <= 900mA

Table 9. TXMask Register

Addr: 3		TXMask Register					
		This register defines the TXMask settings and coil peak current					
Bit	Bit Name	Default	Access	Description			
	ext_torch_on	00	R/W	Defines operating mode for input pin TXMASK/TORCH			
1:0				00	pin has no effect		
				01	txmask-mode; during flash if TXMASK/TORCH=1, the LED current is set to flash_txmask_current - (see TXMASK on page 14)		
				10	external torch mode: if TXMASK/TORCH=1 and mode_setting=00, the AS3648is set into external		
					torch mode (LED current is defined by the 7LSB ¹ bits of led_current1 and led_current2)		
				11	don't use		
	coil_peak	10	R/W	Defines the maximum coil current (parameter ILIMIT)			
				00	Ilimit = 2.0A		
				01	ILIMIT = 2.5A		
				10	Ілміт = 3.0А		
				11	ILIMIT = 3.5A		

Addr: 3		TXMask Register					
		This register defines the TXMask settings and coil peak current					
Bit	Bit Name	Default	Access	Description			
				Define the current on pin LED_OUT1/2 in flash mode if ext_torch_on=01 and TXMASK/TORCH=1			
				0h	0mA		
				1h	57mA (62.7mA if current_boost=1)	Ī	
				2h	113mA (125.5mA if current_boost=1)		
				3h	169mA (188.2mA if current_boost=1)		
				4h	226mA (251mA if current_boost=1)		
				5h	282mA (313.7mA if current_boost=1)		
	2			6h	339mA (376.5mA if current_boost=1)- default		
7:4	flash_txmask_current ²	6h	R/W	7h	395mA (439.2mA if current_boost=1)	-	
				8h	452mA (502mA if current_boost=1)	-	
				9h	508mA (564.7mA if current_boost=1)		
				Ah	565mA (627.5mA if current_boost=1)		
				Bh	621mA (690.2mA if current_boost=1)		
				Ch	678mA (752.9mA if current_boost=1)		
				Dh	734mA (815.7mA if current_boost=1)		
				Eh	791mA (878.4mA if current_boost=1)		
				Fh	847mA (941.2mA if current_boost=1)	Ī	

Table 9. TXMask Register (Continued)

1. The MSB bit of this register not used to protect the LED; therefore the maximum current = half the maximum flash current

2. If current_boost=1, the LED current is increased by 11%.