imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



DataSheet

austriamicrosystems

AS3977 Multi-Channel Narrowband FSK Transmitter

1 General Description

The AS3977 is a low-power fully integrated ETSI, FCC and ARIB compliant FSK transmitter capable of operating at any ISM frequency in the range of 300 to 928 MHz. It is based on a sigmadelta controlled fractional-N synthesizer phase locked loop (PLL) with fully integrated voltage controlled oscillator (VCO). The power amplifier (PA) output is programmable and can deliver power ranging from –20dBm up to +10dBm. An on-chip low drop-out (LDO) regulator is available in case an accurate output power independent of voltage supply variation is required. The output signal can be shaped using a programmable Gaussian filter to minimize the occupied bandwidth and adjacent channel power. The maximum data rate can be up to 100 kb/s – depending on the required filtering. The FSK frequency deviation is programmable up to a maximum of 64 kHz.

The crystal oscillator can handle a wide range of frequencies. For narrow-band applications, a temperature sensor with digital read-out is included that allows compensation of the crystal frequency drift due to temperature variation.

The AS3977 is connected to an external microcontroller via a bidirectional digital interface. The device operates at very low current consumption with a power supply range from 2.0V to 3.6V and can be powered down when not in use.

The device is fabricated in austriamicroystems advanced $0.35 \mu m$ SiGe-BiCMOS technology.

2 Key Features

- Fully integrated UHF transmitter
- Compliant to ETSI EN 300-220, FCC CFR47 part 15 and ARIB STD-T67
- Multi-channel with narrow bandwidth
- 300 928 MHz operating frequency range (ISM)
- Filtered FSK
- Data rate up to 100 kb/s
- FSK deviation programmable up to 64kHz
- Extremely low power consumption

Main Characteristics

- 2.0 3.6V power supply
- Power down current consumption 100 nA (3V, 25°C)
- Output power up to +10dBm
- Occupied bandwidth 6 kHz (4.8 kb/s, FFSK, ARIB)
- -40 to 85°C temperature range

Additional Features


- Sigma-Delta controlled fractional-N synthesizer
- Resolution of synthesizer < 100Hz
- Fully integrated PLL
- Fully integrated voltage controlled oscillator (VCO)
- 4kV ESD protection (1.5kV for the Analog pins)
- 12 20 MHz crystal oscillator
- On-chip temperature sensor with digital readout for AFC purposes
- Fast frequency hopping with predefined channel selection
- Microcontroller clock output to save addition crystal
- Constant output power over battery life time
- Integrated Manchester coder
- Digital lock detector
- Low drop-out regulator
- Bi-directional serial interface
- Low Power Down Mode current consumption

3 Applications

The AS3977 is suitable for Remote keyless entry systems, Short range radio data transmission, Domestic and consumer remote control units, Cordless alarm systems, Remote metering, and Low power telemetry.

*austriamicro*systems

Figure 1. AS3977 Block Diagram




Contents

1	General Description	1
2	Key Features	1
3	Applications	1
4	Pin Assignments	5
	4.1 Pin Descriptions	
5	Absolute Maximum Ratings	
	Electrical Characteristics	
	Timing Characteristics	15
1	-	
~	7.1 Timing Parameters	16
8	Detailed System Description	17
	8.1 Reference Frequency Generator	17
	8.2 Phase Locked Loop	17
	8.3 Gaussian Filter and Digital Modulator	17
	8.4 Power Amplifier	17
	8.5 Temperature Sensor	17
	8.6 Low Power Reset	17
	8.7 Low Drop Out Regulators	17
	8.8 SDI / Control Interface	18
	8.9 Baud Rate Generator	18
9	Application Information	19
	9.1 Operation Modes	19
	9.2 Transmitter Control Interface	20
	9.2.1 Configuration Diagram	21
	9.2.2 Power On Reset	22
	9.2.3 Writing of Data to Addressable Registers	22
	9.2.4 Reading of Data from Addressable Registers	
	9.2.5 Transmitting Data	
	9.3 Transmitter Control States	25
	9.3.1 Power Down State	
	9.3.2 Active Edge of CLK	
	9.3.3 Active State	
	9.3.4 Transmit State	26
	9.4 ENABLE Signal Functionality	
	9.5 Communication and Command Byte Structure	
	9.6 Transmitter Configuration Register	
	9.7 Special Bits	
	9.7.1 LT (Lock Transmit)	
	9.7.2 LS (Low Power Supply Voltage)	
	9.7.3 MCCS, CLKS and PSC 9.7.4 SETPD (Set Power Down)	
	9.7.4 SETPD (Set Power Down)	
	9.8 Output Frequency Setting	
	9.8.2 Optional Frequency Calculation with Overlapping Fractional Bands by Using the Bit INT<8>	
	9.8.3 FSK Deviation Setting and Frequency Trimming	
	9.9 Baud Rate Generator	

	9.10 Reference Design PREOUT and PAOUT Connection	38
	9.10.1 Matching Circuit and PREOUT and PAOUT Connections to the Supply Voltage	38
10	Measurement Results	41
	10.0.1 Applicable Radio Standards	. 43
11	Package Drawings and Markings	44
12	Ordering Information	46

4 Pin Assignments

Figure 2. Pin Assignments (Top View)



4.1 Pin Descriptions

Table 1. Pin Descriptions

Pin Name	Pin Number	Туре	Description
PREOUT	1		Open Collector preamplifier output, need a feeding coil connected to VREGRF or VDD and is the input for the Power amplifier
PAOUT	2	PREOUT	Open Collector power amplifier output, need a feeding coil connected to VREGRF or VDD
RESERVED	3		Must be connected to GND
VCCPLL	4	Positive Power Pin	Positive supplies of VCO, for optimum performance, add decoupling capacitors on this Pin.
ENABLE	5		Digital CMOS level input, internal Pull down resistor > 60k

Data Sheet - Pin Assignments



Table 1. Pin Descriptions

Pin Name	Pin Number	Туре	Description
CLK	6	LK C	SDI clock
XTALIN	7		XTAL oscillator input, DC Level approximately 1 Volt, needs an DC Blocker in case of external clock
XTALOUT	8		XTAL oscillator output, DC Level approximately 1 Volt
VREGDIG	9		Voltage regulator2 (VRegDig) output, requires a capacitor with nominal 100 nF.
VDD	10	Positive Power Pin	Positive supply of digital part and voltage regulator2 (VRegDig)
DATAIO	11	DATAIO	Digital CMOS level input Pin, SDI data input / output
MCCLK	12	MCCCLK	Micro controller clock output Digital output with variable driver strength
VSS	13	GND Pin	Negative supply of digital part
Reserved	14		Must be connected to GND
VCCPA	15	Positive Power Pin	Positive supply of PA and voltage regulator
VREGRF	16		Voltage regulator output to feed the RF Amplifier. For optimum performance a capacitor with nominal 1μ F and 100 nF is recommended.
GND	17	GND Power Pin	Negative supply of analogue part (exposed paddle)

5 Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" (see Table 3) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 0	Abaaluta	Maximum	Datinga
lable 2.	ADSOIUTE	Maximum	Katinas

Paran	neter	Min	Max	Units	Comments
Positive supply	voltage (V _{SUP})	-0.5	5.0	V	Voltage on all supply Pins VCCPA, VCCPLL, VDD
Negative supply vo	Negative supply voltage (GND, VSS)		0	V	
Input current (latch-u	up immunity) (I _{SCR})	-40	40	mA	Norm: Jedec 17
ESD for Digital Pins	ESD _{DHBM}	±4		kV	Norm MIL 883 E method 3015 (Human Body Model)
ESD for Digital Fills	ESD _{DMM}	±200		V	Norm: EIJA IC-121 (Machine Model)
ESD for Analog Ding	ESD _{AHBM}	±1.5		kV	Norm MIL 883 E method 3015 (Human Body Model)
ESD for Analog Pins	ESD _{AMM}	±100		V	Norm: EIJA IC-121 (Machine Model)
ESD for RF Pins	ESD _{RFHBM}	±1.5		kV	Norm MIL 883 E method 3015 (Human Body Model)
	ESD _{RFMM}	±100		V	Norm: EIJA IC-121 (Machine Model)
Total power (all supplies a			200	mW	
Storage temper	ature, (T _{STRG})	-55	125	°C	
Package body tem		260	℃	Norm: IPC/JEDEC J-STD-020C. The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/ JEDEC J-STD-020C "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices".	
Humidity non-	-condensing	5	85	%	

6 Electrical Characteristics

Table 3. Operating Conditions

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
V _{SUP}	Positive supply voltage analog	Voltage on all supply VCCPA,VCCPLL,VDD	2.0		3.6	V
GND	Negative supply voltage analog		0		0	V
Vss	Negative supply voltage digital		0		0	V
A-D	Difference of supplies	VCC-VDD, GND-VSS	-0.1		0.1	V
Тамв	Ambient Temperature		-40		85	°C

Table 4. Block Specification

Symbol	Parameter	Conditions	Min	Тур	Max	Units
fout315			300		320	
fout434	Outruit Francisco Dance		425		450	
fout868	Output Frequency Range		865		870	– MHz
fout915			902		928	
P _{OUT}	Output Power	Depends on Power Setting				
f _{FSKdata}	FSK Data Rate	Internal Manchester Coding	1		100	- kbit/s
IFSKdata	T SIL Data Hate	Internal Manchester County	0.5		50	KDII/S
315MHz Fi	equency Band Section, FCC part 15 is	applicable				
ΔFSK_1	FSK Deviation	programmable (8bit) Resolution of FSK Deviation (see Table 5)	0		±64	kHz
	Spurious Emissions	216-960MHz			-49	
P _{SPE1}	(max19.6dBm radiated fundamental power) ¹	at frequencies > 960Mhz at harmonics			-41	dBm
					-40	
	Phase noise @ 50 kHz	Charge pump setting: I _{CHP} =50µA; V _{SUP} =2.03.6V,		-86		
	Phase noise @ 250 kHz			-92		dBc/Hz
	Phase noise @ 1 MHz	Тамв=-4085⁰С		-102		
434MHz Fi	requency Band Section, EN 300 220 ar	nd/or ARIB STD-T67 are applicable				
ΔFSK_2	FSK Deviation	Small deviation (ARIB), programmable (8bit)	±1.25		±4	kHz
		Resolution of FSK Deviation (see Table 5)	0		±64	KHZ
	Phase noise @ 50 kHz	Charge pump setting: I _{CHP} =50µA;		-86	-83	
	Phase noise @ 250 kHz	V _{SUP} =2.03.6V,		-94	dB	dBc/Hz
	Phase noise @ 1 MHz	Тамв=-40…85⁰С		-102		
P _{ACP2}	Adjacent Channel Power	ARIB, f _{REF} =4MHz, I _{CHP} =50µA			-40	dBc
		Channel spacing 12.5 kHz, FSK data rate 4.8 kbit/s (ARIB) FSK Deviation ±1.8 KHz			8.5	
OBW ₂	Occupied Bandwidth	GF Setting (see Gaussian Filter Clock Setting on page 38) Channel spacing 25 kHz, FSK data rate 9.6 kbit/s (ARIB) FSK Deviation ±3.0 KHz	8.5		16	kHz

Table 4. Block Specification (Continued)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
P _{SPE2}	Spurious Emissions excluding Harmonics ¹	47-74MHz 87.5-118MHz 174-230MHz 470-862MHz (EN 300 220)			-54	dBm
	Spurious Emissions	at other frequencies < 1GHz			-36	
	and Harmonics ¹	at \geq 1GHz (EN 300 220)			-30	dBm
	and harmonics	ARIB			-29	
ferror	Output Frequency Error	With ideal crystal, V _{SUP} =2.0…3.6V, Тамв=-40…85⁰С			±1	ppm
868MHz Fr	equency Band Section, EN 300 220 is	applicable				
ΔFSK_3	FSK Deviation	programmable (8bit) Resolution of FSK Deviation (see Table 5)	0		±64	kHz
P _{SPE3}	Spurious Emissions excluding Harmonics ¹	47-74MHz 87.5-118MHz 174-230MHz 470-862MHz (@-10dBm radiated power)			-54	dBm
	Spurious Emissions	at other frequencies < 1GHz			-36	alDura
	and Harmonics ¹	at frequencies \geq 1GHz			-30	dBm
	Phase noise @ 50 kHz	Charge pump setting: I _{CHP} =50µA;			-78	
	Phase noise @ 250 kHz	V _{SUP} =2.03.6V,			-85	dBc/Hz
	Phase noise @ 1 MHz	Тамв=-40…85⁰С			-89	
915MHz Fr	equency Band Section, FCC part 15 is	applicable			•	
ΔFSK_4	FSK Deviation	programmable (8bit) Resolution of FSK Deviation (see Table 5)	0		±64	kHz
	Spurious Emissions				-49	
P _{SPE4}	(max. –1dBm radiated fundamental power) ¹	at frequencies > 960MHz and harmonics			-41	dBm

1. These parameters will not be tested.

Table 5. Resolution of FSK Deviation

Symbol	Parameter	Conditions	Equation for Min. Resolution	Units							
315MHz and	315MHz and 434MHz Frequency Band Section										
∆FSK _{res1}	Resolution of FSK Deviation ¹	For detailed information, See FSK Deviation Setting and Frequency Trimming on page 37	$\Delta F = (INT < 8> +1). \frac{f_{REF}}{2^{16}}$	Hz							
868MHz and	868MHz and 915MHz Frequency Band Section										
ΔFSK _{res2} Resolution of FSK Deviation		blution of FSK Deviation ¹ For detailed information, See FSK Deviation Setting and Frequency Trimming on page 37 $\Delta F = (INT < 8 > +1)$.		Hz							

1. INT<8> refer to Register Settings

Table 6. Reference Frequency Generator and Micro Controller Clock Driver

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Crystal Os	cillator					

Symbol	Parameter	Conditions	Min	Тур	Max	Units
f _{XOSC}	Crystal Oscillator Frequency		12	16	20	MHz
txosc	Crystal Oscillator Start up time	$V_{SUP}{=}2.03.6V,$ TAMB=-4085°C crystal series resistance $\leq 100\Omega$			1.5	ms
R _{XOSC}	Crystal Oscillator Oscillation Margin Level	f _{XOSC} =13.56MHz, C _L =12pF	1500			Ω
$\Delta f/f_0$	Frequency Stability vs. Temperature ¹	AS3977 Only			±1	ppm
Micro Con	troller Clock Driver					
fMCCLK	Clock output frequency	depending on configuration register settings and crystal			4	MHz
V _{MCL}	Low level output voltage	V _{SUP} =3V, at nominal high level output current			0.1*V _{SUP}	V
V _{MCH}	High level output voltage	V _{SUP} =3V, at nominal high level output current	0.9*V _{SUP}			V
CLMCC	Capacitive load				20	pF
t _{RMCC}	Rise time				62.5	ns
t _{FMCC}	Fall time				62.5	ns
I _{MCH}	High level output current				1	mA
I _{MCL}	Low level output current				1	mA

Table 6. (Continued)Reference Frequency Generator and Micro Controller Clock Driver

1. These parameters will not be tested.

Table 7. Phase Locked Loop

Symbol	Parameter	Conditions	Min	Тур	Max	Units
f _{REF}	Comparison Frequency	depending on f _{XOSC} (reference divider division ratio = 4)	3.0	4.0	5.0	MHz
Δfo	Output Frequency Resolution	fout315 / fout434	46	61	77	Hz
210	Oulput hequency hesolution	fout868 / fout915	92	122	153	ΠZ
tSYNTH	Synthesizer Start up Time			500		μs
t _{LOCK}	Synthesizer Lock Time	∆f=600kHz, f _{ERROR} @ t _{LOCK} =10kHz		50	200	μs

Table 8. Loop Filter Bandwidth

Symbol	Paramet	er	Conditions	Min	Тур	Max	Units	
Filter Band	Filter Bandwidth at 315 MHz							
	@ 12.5 µ A			55				
ſ	Charge pump setting:	@ 25 µ A	Reference Frequency = 4MHz		85			
f _{BW}	ICHP	@ 37.5µA	VSUP = 3.0 V; Тамв = 25⁰С		115		kHz	
		@ 50 µ A			170			
Filter Band	Filter Bandwidth at 433 MHz							

Table 8. (Continued)Loop Filter Bandwidth

Symbol	Paramet	er	Conditions	Min	Тур	Max	Units
		@ 12.5 µ A			50		
f _{BW}	Charge pump setting:	setting: @ 25 μA Reference Frequency = 4MHz		70			
IBM	I _{CHP}	@ 37.5µA	VSUP = 3.0 V; TAMB = 25⁰C		90		kHz
		@ 50 µ A			120		
Filter Band	width at 868 MHz	•		•	•	•	
		@ 12.5 µ A			50		
f _{BW}	Charge pump setting:	ge pump setting: @ 25 µ A Reference Frequency = 4MHz		70		kHz	
IBM	I _{CHP}	@ 37.5µA	VSUP = 3.0 V; Тамв = 25ºС		90		KIIZ
		@ 50 µ A			120		

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
Роит	Min. Output Power @ 50Ω	VSUP=3V, @ 25°C, Power depending on power setting with or without the use of the internal voltage regulator, external matching network included		-20		dBm
Роит	Max. Output Power @ 50 Ω	VSUP=3V, @ 25°C, Power depending on power setting with or without the use of the internal voltage regulator, external matching network included		8		dBm
Роит	Output Power Variation @ 50Ω ¹ (300 – 320MHz)	VSUP=3V, @ 25°C, Power depending on register setting with or without the use of the internal voltage regulator, external matching network included, strong AB operation mode	-2.5		+2.5	dBm
Роит	Output Power Variation@ 50Ω ¹ (425 – 450MHz)	VSUP=3V, @ 25°C, Power depending on register setting with or without the use of the internal voltage regulator, external matching network included, strong AB operation mode	-2.0		+2.0	dBm
Роит	Output Power Variation vs. VDD and Temperature @ 50Ω	VSUP=2.23.6V, TAMB=-4085°C, With the use of the internal voltage regulator, external matching network included, strong AB operation mode	-2.8	+0.6 / -1.5	1.0	dB
Роит	Output Power Variation vs. Temperature @ 50Ω	VSUP=3V, TAMB=-4085°C, Without the use of the internal voltage regulator, external matching network included, strong AB operation mode		+1.5 / -2.0		dB
Роит	Max Output Power @ 50Ω	VSUP=3.6V, @ 25°C, Power depending on power setting without the use of the internal voltage regulator, external matching network included		10		dBm

1. Limits by production test measurement uncertainties

Symbol	Parameter	Conditions	Min	Тур	Мах	Units
Роит	Min Output Power @ 50Ω	VSUP=3V, @ 25°C, Power depending on power setting with or without the use of the internal voltage regulator, external matching network included		-20		dBm
Роит	Max Output Power @ 50Ω	VSUP=3V, @ 25°C, Power depending on power setting with or without the use of the internal voltage regulator, external matching network included		4		dBm
Роит	Output Power Variation @ $50\Omega^1$	VSUP=3V, @ 25°C, Power depending on register setting with or without the use of the internal voltage regulator, external matching network included, strong AB operation mode ²	-3.5		+3.5	dBm
Роит	Output Power Variation vs. VDD and Temperature @ 50Ω	VSUP=2.23.6V, TAMB= -4085°C, With the use of the internal voltage regulator, external matching network included, strong AB operation mode ²		+2.0 / -3.0		dB
Роит	Output Power Variation vs. Temperature @ 50Ω	VSUP=3V, TAMB=-4085°C, Without the use of the internal voltage regulator, external matching network included, strong AB operation mode ²		+2.0 / -3.0		dB

Table 10.	Power Amplifier	(865 - 870 MHz a	and 902 - 928 MHz Bands)
-----------	-----------------	------------------	--------------------------

1. Limits by production test measurement uncertainties

2. Power line matching needs to be adjusted to VDD to ensure strong AB operation mode

Table 11. Antenna Tuning Circuit

Symbol	Parameter	Conditions	Min	Тур	Max	Units
C _{Atmin}	Minimum Antenna tuning Capacitor	ATCPH <3:0> = 0000		0.11		pF
C _{Atmax}	Maximum Antenna tuning Capacitor	ATCPH <3:0> = 1111		1.51		pF

Table 12. Low Power Reset (Bit LT)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
V _{LPR}	Low Power Detection Threshold Voltage	Decreasing Supply Voltage	1.85	1.95	2.05	V
V _{LPR}	Low Power Release Threshold Voltage	Rising Supply Voltage		2.05		V

Table 13. Low Supply Voltage Detector (Bit LS)

ſ	Symbol	Parameter	Conditions	Min	Тур	Max	Units
	V_{LS}	Low Supply Detection Threshold Voltage	Decreasing Supply Voltage	2.0	2.1	2.2	V
	V _{LS}	Low Supply Release Threshold Voltage	Rising Supply Voltage		2.17		

Table 14. Temperature Sensor

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ERR _{TS}	Absolute Error	Тамв = -40…85⁰С	-5		+5	°C
ERR _{TSL}	Absolute Error (limited temperature range)	Тамв = -20…65⁰С		±2		°C
	Conversion Factor	TAMB = -4085°C		0.19		ºC/bit
OR _{TS}	Output Resolution			10		bit
CR _{TS}	Conversion Rate	$f_{TS} = f_{CRYSTAL}/12$ after startup time of 256 / f_{TS}			f _{TS} /1354	samples/

Table 15. Voltage Regulator for Power Amplifier

Symbol	Parameter	Conditions	Min	Тур	Max	Units
VREGRF	Output Voltage for supply Power Amplifier	Adjustable, nominal value	1.7		2.0	V
D_VREGR F	Regulator Tolerance		-0.15		0.1	V

Table 16. Current Consumption

Symbol	Parameter	Conditions		Min	Тур	Max	Units
		VSUP=3V @ 25°C VSUP=2.03.6V, TAMB=-4085°C			100	250	
Ipdwn	Power Down Mode				1000	5000	nA
		Vs∪P=3V @ 25⁰C, C _{load} ≤20pF, fc∟κ=20MHz			1	1.25	mA
ICLKEN	Clock Enable Mode	Vs∪p=2.0…3.6V, Тамв=-4085⁰С, Cload≤20pF, fcLк=20MHz			1.25	1.6	
I _{Temp_sens}	Temperature sensor Current	Vsup=2.0 Тамв=-40			0.25		mA
I _{PLLEN}	PLL Enable Mode	Vsup=2.0…3.6V, Тамв=-40…85°С			5.6		mA
	Transmit Mode @ 8dBm output power, ¹ 315 MHz band @ 50Ω including matching network, strong AB	VSUP=3V @ 25ºC	without the use of		13.5	16.5	mA
ITX8dBm ₃₁		Vsup=2.03.6V, Тамв=-4085⁰С	the internal regulator ¹		15.5	19	mA
5		VSUP=3V @ 25ºC			14.0	17.0	mA
	operation	operation VSUP=2.23.6V, TAMB=-4085°C with the use of the internal regulator		16.0	19.5	mA	
		VSUP=3V @ 25°C	without the use of		12.5	15.5	mA
ITX8dBm ₄₃	matching network, strong AB	Vsup=2.03.6V, Тамв=-4085⁰С	the internal regulator		14.5	18	mA
3		Vsup=3V @ 25ºC			13.0	16.0	mA
	operation	VSUP=2.23.6V, TAMB=-4085ºC	with the use of the internal regulator		15	18.5	mA

Table 16. Current Consumption

Symbol	Parameter	Conditions		Min	Тур	Max	Units
	Transmit Mode @ 4dBm output power, 6 868 MHz and 906MHz band @	VSUP=3V @ 25℃	without the use of the internal regulator		14.5	17.5	mA
ITX4dBm ₈₆		Vsup=2.03.6V, Тамв=-4085⁰С			16.5	19.0	mA
8	50Ω including matching	VSUP=3V @ 25ºC	with the use of the internal regulator		15.0	18.0	mA
	network, strong AB operation	Vsup=2.23.6V, Тамв=-4085⁰С			17.0	19.5	mA

1. Power line matching needs to be adjusted to VDD to ensure strong AB operation mode

Table 17. DC/AC Characteristics for Digital Interface

Symbol	Parameter	Conditions	Min	Тур	Max	Units
CMOS Inp	ut				•	
Vін	High Level Input Voltage		0.7 * Vsup		VSUP + 0.1	V
VIL	Low Level Input Voltage		V _{GND} -0.1		0.3 * VSUP	۷
lı∟	Low Level Input Leakage Current	no internal pull up/down			±1	μA
Ін	High Level Input Leakage Current	no internal pull up/down			±1	μA
lihpd	High Level Input Leakage Current with internal pull down	VSUP=3.6V, VIN=3.6V	15		60	μA
	rengths according MCCDS register. High level output voltage	ATAIO standard CMOS output. The MCCL	Vsup-0.5			V
		VSUP=3V, at nominal high level output				V
VOIT		current	1001 0.0			·
Vol	Low level output voltage	VSUP=3V, at nominal low level output current			Vss+0.4	V
CL	Capacitive load				20	pF
t _R	Rise time				50	ns
t _F	Fall time				50	ns
Юн	High level output current				1	mA
I OL	Low level output current				1	mA

7 Timing Characteristics

Be aware that the Power Down Mode can be entered by setting ENABLE low for more than 2¹⁶ XTAL cycles (Power Down Timer).

Figure 3. Write Data





Figure 4. Read Data



7.1 Timing Parameters

Table 18. Timing Parameters

Symbol	Parameter	Condition	Min	Тур	Max	Units
General		·				
BR _{SDI}	Bit rate				2	Mbps
tCH	Clock high time		250			ns
tCL	Clock low time		250			ns
Write timing				•		
t _{DIS}	Data in setup time		20			ns
t _{DIH}	Data in hold time		10			ns
t _{EH}	Enable hold time		20			ns
Read timing						
t _{DIHZ}	Data in to high impedance delay	time for the μC to release the DATAIO bus			45	ns
tDOS	Data out setup time		130			ns
tDOH	Data out hold time		135			ns
t _{DOD}	Data out delay				80	ns
t _{DOHZ}	Data out to high impedance delay	time for the SDI to release the DATAIO bus			80	ns
Timing param	neters when leaving the Power Down Mod	e (for determination of CLK polarity and MC	CLK behav	vior)		
tcs	Clock setup time (CLK polarity)	Setup time of CLK with respect to ENABLE rising edge	20			ns
t _{CHD}	Clock hold time (CLK polarity)	Hold time of CLK with respect to ENABLE rising edge	20			ns
t _{MS}	Data in setup time (MCCLK behavior)	DATAIO setup time with respect to ENABLE rising edge	20			ns
t _{MH}	Data in hold time (MCCLK behavior)	DATAIO hold time with respect to ENABLE rising edge	20			ns

8 Detailed System Description

The AS3977 is based on a fully integrated sigma-delta controlled fractional-N synthesizer phase locked loop (PLL) and a power amplifier (PA). A reference frequency generator including a crystal oscillator provides the comparison frequency of the PLL and a high-precision clock output. A programmable Gaussian filter enables to minimize the occupied bandwidth and adjacent channel power. A temperature sensor with digital readout is included that allows compensation of the crystal frequency drift due to temperature variation. An on-chip low drop out regulator (LDO) is available in case an accurate output power independent of supply voltage variation is required. A second LDO for the digital supply voltage helps to minimize interference between the analog and digital part and decreases the current consumption of the digital part. A PROM enables the compensation of process variation. The AS3977 is controlled by an external microcontroller via a bi-directional serial digital interface (SDI).

8.1 Reference Frequency Generator

The reference frequency generator consists of a crystal oscillator and frequency divider. The crystal oscillator can be driven externally in case an external clock frequency is supplied.

8.2 Phase Locked Loop

The PLL is of standard charge pump type. The phase frequency detector is designed such that dead zone problems are avoided. The charge pump current is programmable. All loop filter components are on-chip, the bandwidth is programmable through the charge pump current. The differential based voltage controlled oscillator (VCO) has integrated inductors and varactors. The VCO operates at a center frequency around 1.8GHz. To cover the specified frequency range over process variation, the sufficiently wide overall tuning range is split into 16 overlapping frequency bands. At start up of the PLL, an automatic range select circuit (ARS) selects the proper frequency band. The VCO output frequency is divided by 2, 4, and 6, which enables to cover output frequencies in the range of 850 – 928 MHZ, 425 – 450 MHz and 300 – 320 MHz, respectively. A lock detector enables to monitor the PLL lock status.

8.3 Gaussian Filter and Digital Modulator

The programmable sigma-delta modulator controls the output frequency of the PLL. The order of the modulator is programmable (MASH2 or MASH3). In combination with the programmable Gaussian filter for the data signal, the modulator performs the FSK modulation with programmable deviation, whereby the Gaussian Filter enables to minimize the occupied bandwidth and the adjacent channel power.

8.4 Power Amplifier

The power amplifier is single ended and consists of a preamplifier and an output stage, both with open collector. The necessary external chokes can be connected to a LDO in case an accurate output power independent of supply voltage variation is required. The output power is programmable up to 10dBm.

8.5 Temperature Sensor

The AS3977 includes a temperature sensor to measure the absolute temperature inside the chip. The analog value is converted to a digital value and can then be read out by the microcontroller in order to control the output frequency and/or the transmission power. The value of the chip temperature in degree can be obtained using following formula:

Temperature =
$$TS < 9...0 > * 0.19 - 50$$
 (EQ 1)

The temperature sensor can be used to compensate the crystal drift over temperature.

Note: AS3977 has the same temperature than the crystal only at start up and the temperature will increase immediately thereafter due to self heating.

Temperature sensor must be used only in the Clock Enable Mode as a stand alone block. It is mandatory to be used with the PLL and Power Amplifier switched off.

8.6 Low Power Reset

The low power reset (LPR) disables the power amplifier, if the supply voltage falls below the low power threshold.

8.7 Low Drop Out Regulators

In order to avoid stability issues, external capacitors are required. (see Table 1)

8.8 SDI / Control Interface

This interface enables a serial and synchronous communication between external microcontroller and AS3977. Data can be written to and read out from AS3977. Additionally, it facilitates the transmission of TX-data. The rising edge on the SDI enable signal (transition to the active state), while the device is in Power Down Mode has various effects on the circuit:

- It wakes up the crystal oscillator (this takes maximum 1.5 ms with the specified Crystal parameters)
- It sets the transfer and sampling edge of the AS3977 SDI data signal.
- It activates the Micro Controller clock output depending on the register setting and the value of the data signal.

Thus, the wakeup event through the SDI interface determines the basic communication between AS3977 and the microcontroller. In addition it takes some time to have a stable crystal oscillator clock available. Therefore all functions that require a stable crystal oscillator clock are not immediately available after the wakeup.

8.9 Baud Rate Generator


This module generates two clocks; one used for the microcontroller (MCCLK) and one as baud rate clock with 50% duty cycle. The baud rate clock is used by the microcontroller to properly synchronize the provided data during transmission with the internal Manchester coder.

The baud rate generator maintains the behavior of MCCLK and keeps it properly synchronized to the TX data clock. For example, a missing synchronization can occur when clock settings are changed by an asynchronous event like SDI programming or when a new transmission starts.

The Baud rate generator offers different types of data outputs: one fully asynchronous, one synchronous and one synchronous but Manchester coded. By means of AS3977 command control Byte, any of the three different output data types can be selected.

9 Application Information

Figure 5. Functional Description Diagram of Timers and Data Synchronization



The Prescaler divides the XTAL frequency by $f_{OUT}\!\!=\!\!2^{\text{-PSC}\!\!<\!\!2:0\!\!>}\!\!*\!\!f_{IN}$

The Compare timer divides by $f_{OUT}=f_{IN}/(TCV+1)$ and the Postscaler divides the input frequency by $f_{OUT}=2^{-ASC<1:0>}*f_{IN}$ which leads into a data frequency of:

$$f_{OUT=2}^{-(PSC<2:0>+ASC<1:0>+1)*} f_{IN} / (TCV+1)$$
(EQ 2)

9.1 Operation Modes

All modes are controlled by the SDI interface.

Power Down Mode

The AS3977 is connected to the power supply and can be switched to power down mode. The current consumption is limited by the leakage current.

Clock Enable Mode

In this mode, only the reference frequency generator is switched on and a clock signal is supplied via the clock output.

PLL Enable Mode

The PLL is switched on and locked at the selected output frequency. The power amplifier is in power down mode. This mode enables OOK-ASK modulation by switching the PA on and off.

Transmit Mode


The PLL is switched on and locked at the selected output frequency. The power amplifier is in power on mode. This is the FSK mode for transmitting data.

AS3977

Data Sheet - Application Information

austriamicrosystems

Figure 6. Operation Mode Relations



9.2 Transmitter Control Interface

The AS3977 is controlled by an external micro controller (µC) via. a bi-directional communication interface (serial digital interface, SDI). The SDI enables data to be read from and written to internal control registers without the necessity of an internal clock signal. Analog de-bouncing of clock and data input is implemented in order to improve the overall system reliability.

The SDI-control interface includes a state machine, which expects a command control word as first byte and in reference to this byte, the interface is configured as write, read, or transmit operation. This method enables an effective and easy control of basic transmitter functions. Four preset independent output frequencies and two preset independent output power levels and modulation types can be selected using the control-command byte, thus enabling fast channel hopping and/or fast changes to the output power level and modulation type. The selection of the active output frequency and/or power level and modulation type is done using the so-called command byte.


As an additional feature, the AS3977 provides a configurable clock signal derived from the crystal frequency. The purpose of this clock signal is to provide a µC clock and to enable data synchronization.


A timer is included to power down (Power Down Mode) the transmitter after a certain time, which is defined as 2¹⁶ multiplied with the crystal oscillator- Period.

9.2.1 Configuration Diagram

The interface has one clock signal for the external μ C and the SDI input clock. As the MCCLK line can be used to clock the SDI Interface as well as must have a high impedance pin during the clocking phase of the microcontroller, the Pin must be bi-directional. The pad behavior is selected by configuration bits and by setting the SDI DATA-IO Line of the SDI interface when leaving PD. Possible configurations between the interface and the μ C are done using 4 wires as shown in Figure 7.

MCCLK is simply connected to the micro controller and can be used to clock a timer or interrupt logic.





A connection using a set of three wires is required to implement the SDI protocol.

- ENABLE signal is used to activate the interface and to wake up the whole IC. In addition, the rising edge of the ENABLE after power down mode is used to set the starting point of the communication protocol.
- CLK represents the SDI clock and both edges can be used for data transfer, dependable on the configuration after wake-up.
- DATAIO is a bi-directional signal that goes from microcontroller to the Interface during write and transmit-commands, while it is in the other direction when the interface is sending data read from the micro controller.

The interface supports the following functionality for the micro controller clock output (MCCLK).

- MCCLK can be inactive (MCCLK level not defined), always active after start-up (MCCLK is clocking) or clocking only during transmit.
- It is possible to configure and to maintain MCCLK settings (even when leaving PD).
- Maximum frequency is specified to f_{XOSC} (by using the prescaler output with a division ratio of 1, PSC=0).
- Minimum frequency is f_{XOSC} / 65280 (by using the baud rate generator output with prescaler division ratio of 128 and timer counter value of 255).

The rising edge of ENABLE after a Power Down Mode selects the transfer edge of the SDI-CLK by sampling the SDI clock value itself. This configuration will be valid until the next PD. Each bit must be transferred and sampled according to the configured edges. For example, if at the first rising edge of SDI enable SDI clock is LOW, then each bit is transferred from the microcontroller on the rising edge of SDI clock and it is sampled from AS3977 on falling edge of the SDI clock. This is valid for read as well as for write commands.

During the first byte of the WRITE command communication (command and address), the SDI master drives each new data bit on the transfer active edge and the SDI slave samples it on the next opposite edge. This protocol will be valid until the last data bit has been written to the external registers. Data' are transferred to the registers byte by byte after sampling of the last bit.

It is not necessary to enter the PD mode for reset the Interface. The rising edge of SDI-ENABLE signal starts the communication.

When the command is READ, a direction change on the SDI data wire will be done. This change has to be performed synchronously on SDI master and slave side, however, the master always provide the SDI clock. After sampling the last addressed bit, the SDI slave pin becomes active on the following SDI clock edge and the first readable bit read is transferred from SDI slave to the master.

In any case, the SDI master has to reset the SDI interface on the last bit of the data in order to stop the communication by applying an Enable

LOW pulse (duration: min > 1 SDI CLK cycle, max: < 1/f_{crystal} * 2¹⁶).

Revision 3.6

9.2.2 Power On Reset

For stable start up of the AS3977 and to avoid unwanted crystal oscillation, it is strongly recommended to perform a power on reset (Hardware Reset Method). This can be performed as described in Table 19 and must be carried out every time when the supply voltage is less than the minimum allowed value (see Operating Conditions on page 8).

Table 19. Power On Reset

Step	Hardware Reset Method		
1	Apply Power to the AS3977		
2 Apply Enable high pulse (Low-High-Low transition)			
3	3 Power on reset complete after xtal start up + 2 ¹⁶ xtal cycles		


9.2.3 Writing of Data to Addressable Registers


When the Power Down Mode is left, the level of CLK at the rising edge of ENABLE determines the sampling edge of CLK. If CLK is low, when ENABLE rises, DATAI is sampled at the falling edge of CLK (see Figure 8 and Figure 9), if CLK is high when ENABLE rises, DATAI is sampled at the rising edge of CLK.


An Enable LOW pulse indicates the end of the WRITE command after register has been written.

Figure 8 illustrates a write command in which the initialization of DATAIO take over condition is done at the falling edge of CLK signal.

Figure 8. Writing of a Single Byte (falling edge sampling)







9.2.4 Reading of Data from Addressable Registers


By leaving the Power Down Mode through a rising edge of ENABLE, the level of CLK determines the sampling edge of CLK. If CLK is low, DATAI is sampled at the falling edge of CLK (see Figure 10 and Figure 11), if CLK is high when ENABLE rises, DATAI is sampled at the rising edge of CLK. Consequently, data to be read from the microcontroller are driven by the slave (AS3977) at the transfer edge and sampled by the master (μ C) at the sampling edge of CLK. An Enable LOW pulse has to be performed after register data has been transferred in order to indicate the end of the READ command and prepare the Interface to the next command control Byte.

The command control Byte for a read command consists of a command code and an address. The Command code has to be provided from least significant bit (LSB) to most significant bit (MSB), e.g. for a read it is <C0, C1> = "01". After the command code, the address of register to be read has to be provided from the MSB to the LSB. Then one or more data bytes can be transferred from the SDI slave to the master, always from the MSB to the LSB. To transfer bytes from consecutive addresses, SDI master has to keep the SDI enable signal high and the SDI clock has to be active as long as data need to be read from the slave.

Each bit of the command and address sections of the frame have to be driven by the SDI master on the SDI clock transfer edge and the SDI slave samples it on the next SDI clock edge. Each bit of the data section of the frame has to be driven by the SDI slave on the SDI clock transfer edge and the SDI master on the next SDI clock edge samples it. These edges are selected on the first access after PD and they cannot be changed until next PD.

If the read access is interrupted (by de-asserting the SDI enable signal), data provided to the master is consistent to given address, but it is only the register content from MSB to LSB. If more SDI clock cycles are provided, data remains consistent and each data byte belongs to given or incremented address.

In the following figures (Figure 10 and Figure 11), two examples for a read command (without and with address self-increment) are given. The initialization base for this timing diagram is a "LOW" on the CLK line during Initialization.







Figure 11. Reading of Data with Auto-Incrementing Address



9.2.5 Transmitting Data

Command code has to be provided from LSB to MSB and for transmit it is <C0, C1> = "11". After the command code, further configuration has to be provided from the MSB to the LSB. Then a bit-stream, the data to be sent, can be transferred from the SDI master by keeping SDI enable signal to high. No SDI clock is required for data synchronization or the input bit stream.

Each bit of the command and address sections of the frame have to be driven by the SDI master on the SDI clock transfer edge and the SDI slave on the next SDI clock edge samples it.

The transmission starts as follows:

After the last configuration bit has been sampled, the micro controller has to provide an additional SDI clock edge to activate the output amplifier. This allows the SDI state machine to switch to the TX status and to activate MCCLK. Then, together with the first TX data bit, the next SDI clock sampling edge provided by the master starts the transmission itself and powers on the analog output driver.

In case, the MCCLK output is properly configured, the transmission will be stopped by the microcontroller by setting the clock to a high impedance state and the MCCLK output of the Transceiver became active and takes over the communication of the Interface.

The power amplifier is switched on (if not already on) at the subsequent sampling edge of CLK after receiving the transmit command byte. This allows to delay the PAON signal, e.g. to enable locking of the PLL in case a channel hop has to be performed.

The following figure (Figure 12) shows an example (sampling falling edge) of the transmit command with MCCLK active during TX. It is important to note in this mode the sequence of events labelled 1-4 in the diagram, which lead to transmission. This mode allows the baud clock to be synchronized to the external data. In such a case, the synchronization (A5=1) bit should be set within the transmitter configuration.




Figure 12. Transmit Command with MCCLK Active During Tx (falling edge sampling)

9.3 Transmitter Control States

9.3.1 Power Down State

When the Power Down Mode is entered, the crystal oscillator ends running and two very important bits of the registers are set to their inactive values:

1. Lock transmit: which is set (1) during PD to forbid any transmission.

2. Setpd: it is reset (0) to avoid a locked Power Down Mode.

When the circuit is in Power Down Mode, the crystal oscillator and all the other analog/digital circuits are OFF. The transmitter interface is the only supplied circuit and it is sensitive to SDI signals. The current consumption is limited by the leakage current. The configuration registers do not alter as long as the minimum supply requirements are met. The state can only be left by the rising edge of ENABLE. The state can be

entered either by setting the *set power down* bit (SETPD) via. SDI communication or by setting ENABLE low for more than 2¹⁶ XTAL cycles (Power Down Timer). When the Power Down Mode is left (by the rising edge of ENABLE), the crystal oscillator is activated.