

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# Revision History AS4C16M16D1A - 66-pin TSOPII PACKAGE

Revision	Details	Date
Rev 1.1	Preliminary datasheet	July 2015
Rev 1.2	Production Released	Aug 2015

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211 Alliance Memory Inc. reserves the right to change products or specification without notice

Confidential - 1 of 64 - Rev.1.2 August 2015



#### **Features**

Fast clock rate: 200MHz
Differential Clock CK & CK

• Bi-directional DQS

• DLL enable/disable by EMRS

• Fully synchronous operation

• Internal pipeline architecture

• Four internal banks, 4M x 16-bit for each bank

• Programmable Mode and Extended Mode registers

- CAS Latency: 2, 2.5, 3 - Burst length: 2, 4, 8

- Burst Type: Sequential & Interleaved

· Individual byte write mask control

• DM Write Latency = 0

Auto Refresh and Self Refresh

• 8192 refresh cycles / 64ms

• Precharge & active power down

• Power supplies: VDD & VDDQ = 2.5V ± 0.2V

• Interface: SSTL 2 I/O Interface

• Operating Temperature:

- Commercial (0°C~70°C)

- Industrial (-40°C~85°C)

• Package: 66 Pin TSOP II, 0.65mm pin pitch

- Pb free and Halogen free

#### Overview

The AS4C16M16D1 SDRAM is a high-speed CMOS double data rate synchronous DRAM containing 256 Mbits. It is internally configured as a quad 4M x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). Data outputs occur

at both rising edges of CK and CK .d Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command. The AS4C16M16D1 provides programmable Read or Write burst lengths of 2, 4, or 8. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. In addition, AS4C16M16D1 features programmable DLL option. By having a programmable mode register and extended mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory band-width, result in a device particularly well suited to high performance main memory and graphics applications.

Table 1. Ordering Information

Product part No	Clock	Temperature	Data Rate	Package
AS4C16M16D1A-5TCN	200MHz	Commercial 0°C to 70°C	400Mbps/pin	66pin TSOPII
AS4C16M16D1A-5TIN	200MHz	Industrial -40°C to 85°C	400Mbps/pin	66pin TSOPII




Figure 1. Pin Assignment (Top View)

			ш	
VDD	10	66	Ш	VSS
DQ0 🗀	2	65	$\square$	DQ15
VDDQ	3	64		VSSQ
DQ1	4	63		DQ14
DQ2	5	62		DQ13
VSSQ	6	61		VDDQ
DQ3	7	60		DQ12
DQ4	8	59	$\Box$	DQ11
VDDQ 🗀	9	58	$\Box$	VSSQ
DQ5	10	57	$\Box$	DQ10
DQ6 🗀	11	56	$\Box$	DQ9
vssq 🗀	12	55		VDDQ
DQ7	13	54	$\Box$	DQ8
NC 🗀	14	53	$\Box$	NC
VDDQ	15	52	$\Box$	VSSQ
LDQS	16	51	$\Box$	UDQS
NC 🗀	17	50	$\Box$	NC
VDD	18	49		VREF
NC	19	48		VSS
LDM	20	47		UDM
WE	21	46	$\Box$	CK
CAS	22	45		CK
RAS	23	44		CKE
cs $\square$	24	43		NC
NC 🗀	25	42		A12
BA0	26	41	$\Box$	A11
BA1	27	40		A9
A10/AP	28	39		A8
A0 🗀	29	38	$\Box$	A7
A1 🗀	30	37		A6
A2	31	36		A5
A3 🗔	32	35		A4
VDD _	33	34	一	VSS
			一	

Confidential - 3 of 64 - Rev.1.2 August 2015



Figure 2. Block Diagram





## **Pin Descriptions**

## **Table 2. Pin Details**

Symbol	Туре	Description					
CK, CK	Input	<b>Differential Clock:</b> CK, $\overline{\text{CK}}$ are driven by the system clock. All SDRAM input signals are sampled on the positive edge of CK. Both CK and $\overline{\text{CK}}$ increment the internal burst counter and controls the output registers.					
CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal. If CKE goes low synchronously with clock, the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes.					
BA0, BA1	Input	<b>Bank Activate:</b> BA0 and BA1 define to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied.					
A0-A12	Input	Address Inputs: A0-A12 are sampled during the BankActivate command (row address A0-A12) and Read/Write command (column address A0-A8 with A10 defining Auto Precharge).					
CS	Input	Chip Select: $\overline{CS}$ enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when $\overline{CS}$ is sampled HIGH. $\overline{CS}$ provides for external bank selection on systems with multiple banks. It is considered part of the command code.					
RAS	Input	<b>Row Address Strobe:</b> The $\overline{RAS}$ signal defines the operation commands in conjunction with the $\overline{CAS}$ and $\overline{WE}$ signals and is latched at the positive edges of CK. When $\overline{RAS}$ and $\overline{CS}$ are asserted "LOW" and $\overline{CAS}$ is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the $\overline{WE}$ signal. When the $\overline{WE}$ is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the $\overline{WE}$ is asserted "LOW," the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation.					
CAS	Input	<b>Column Address Strobe:</b> The $\overline{\text{CAS}}$ signal defines the operation commands in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{WE}}$ signals and is latched at the positive edges of CK. When $\overline{\text{RAS}}$ is held "HIGH" and $\overline{\text{CS}}$ is asserted "LOW," the column access is started by asserting $\overline{\text{CAS}}$ "LOW." Then, the Read or Write command is selected by asserting $\overline{\text{WE}}$ "HIGH" or "LOW".					
WE	Input	Write Enable: The $\overline{\text{WE}}$ signal defines the operation commands in conjunction with the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ signals and is latched at the positive edges of CK. The $\overline{\text{WE}}$ input is used to select the BankActivate or Precharge command and Read or Write command.					
LDQS,	Input /	Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data					
UDQS	Output	Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15.					
LDM, UDM	Input	<b>Data Input Mask:</b> Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15.					
DQ0 - DQ15	Input /	Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and					
	Output	negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.					

Confidential - 5 of 64 - Rev.1.2 August 2015



V <sub>DD</sub>	Supply	<b>Power Supply:</b> 2.5V ± 0.2V .
Vss	Supply	Ground
V <sub>DDQ</sub>	Supply	<b>DQ Power:</b> 2.5V ± 0.2V. Provide isolated power to DQs for improved noise immunity.
Vssq	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
VREF	Supply	Reference Voltage for Inputs: +0.5*VDDQ
NC	-	No Connect: These pins should be left unconnected.

Confidential - 6 of 64 - Rev.1.2 August 2015



#### **Operation Mode**

Fully synchronous operations are performed to latch the commands at the positive edges of CK. Table 3 shows the truth table for the operation commands.

Table 3. Truth Table (Note (1), (2))

Command	State	CKE <sub>n-1</sub>	CKEn	DM	BA0,1	<b>A</b> 10	A0-9, 11-12	CS	RAS	CAS	WE
BankActivate	Idle <sup>(3)</sup>	Н	Χ	Χ	V	Ro	w address	L	L	Н	Н
BankPrecharge	Any	Н	Χ	Χ	V	L	Х	L	L	Н	L
PrechargeAll	Any	Н	Х	Χ	Х	Н	Х	L	L	Н	L
Write	Active <sup>(3)</sup>	Н	Х	Χ	V	L	Column	L	Н	L	L
Write and AutoPrecharge	Active <sup>(3)</sup>	Н	Х	Х	V	Н	address (A0 ~ A8)	L	Н	L	L
Read	Active <sup>(3)</sup>	Н	Х	Χ	V	L	Column	L	Н	L	Н
Read and Autoprecharge	Active <sup>(3)</sup>	Н	Х	Χ	V	Н	address (A0 ~ A8)	L	Н	L	Н
Mode Register Set	Idle	Н	Χ	Χ		OP (	code	L	L	L	L
Extended MRS	Idle	Н	Χ	Χ		OP (	code	L	L	L	L
No-Operation	Any	Н	Х	Χ	Х	Χ	Х	L	Н	Н	Н
Burst Stop	Active <sup>(4)</sup>	Н	Х	Χ	Х	Χ	X	L	Н	Н	L
Device Deselect	Any	Н	Χ	Χ	Χ	Χ	X	Н	Χ	Χ	Χ
AutoRefresh	Idle	Н	Н	Χ	Χ	Χ	X	L	L	L	Н
SelfRefresh Entry	Idle	Н	L	Χ	Х	Χ	Х	L	L	L	Н
SelfRefresh Exit	Idle	L	Н	Χ	Х	Х	X	Н	Χ	Χ	Χ
	(SelfRefresh)							L	Н	Н	Н
Precharge Power Down	Idle	Н	L	Χ	Х	Х	Х	Н	Х	Χ	Χ
Mode Entry								L	Н	Н	Н
Precharge Power Down	Any	L	Н	Χ	Х	Χ	X	Н	Х	Χ	Χ
Mode Exit	(PowerDown)							L	Н	Н	Н
Active Power Down Mode Entry	Active	Н	L	Х	Х	Х	X	Н	Х	Χ	Χ
-								L	V	V	V
Active Power Down Mode Exit	Any	L	Н	Χ	Х	Х	X	Н	Х	Χ	Χ
EXIL	(PowerDown)							L	Н	Н	Н
Data Input Mask Disable	Active	Н	Χ	L	Х	Х	Х	Χ	Х	Χ	Χ
Data Input Mask Enable(5)	Active	H	X	Н	Χ	Χ	X	Χ	Χ	Χ	Χ

Note: 1. V=Valid data, X=Don't Care, L=Low level, H=High level


2.  $CKE_n$  signal is input level when commands are provided.  $CKE_{n-1}$  signal is input level one clock cycle before the commands are provided.

- 3. These are states of bank designated by BA signal.
- 4. Device state is 2, 4, and 8 burst operation.
- 5. LDM and UDM can be enabled respectively.



#### **Mode Register Set (MRS)**

The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs CAS Latency, Burst Type, and Burst Length to make the DDR SDRAM useful for a variety of applications. The default value of the Mode Register is not defined; therefore the Mode Register must be written by the user. Values stored in the register will be retained until the register is reprogrammed. The Mode Register is written by asserting Low on  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of address pins A0~A12 and BA0, BA1 in the same cycle in which  $\overline{CS}$ ,  $\overline{RAS}$ ,  $\overline{CAS}$  and  $\overline{WE}$  are asserted Low is written into the Mode Register. A minimum of two clock cycles, tMRD, are required to complete the write operation in the Mode Register. The Mode Register is divided into various fields depending on functionality. The Burst Length uses A0~A2, Burst Type uses A3, and CAS Latency (read latency from column address) uses A4~A6. A logic 0 should be programmed to all the undefined addresses to ensure future compatibility. Reserved states should not be used to avoid unknown device operation or incompatibility with future versions. Refer to the table for specific codes for various burst lengths, burst types and CAS latencies.



• Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8.

Table 5. Burst Length

A2	A1	A0	Burst Length
0	0	0	Reserved
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved



• Addressing Mode Select Field (A3)

The Addressing Mode can be one of two modes, either Interleave Mode or Sequential Mode. Both Sequential Mode and Interleave Mode support burst length of 2, 4 and 8.

**Table 6. Addressing Mode** 

A3	Addressing Mode
0	Sequential
1	Interleave

• Burst Definition, Addressing Sequence of Sequential and Interleave Mode

**Table 7. Burst Address ordering** 

Purat Lanath	S	tart Addres	SS	Cognoptial	Interlegue	
Burst Length	A2	A1	A0	Sequential	Interleave	
2	Χ	Χ	0	0, 1	0, 1	
۷	X	Χ	1	1, 0	1, 0	
	X	0	0	0, 1, 2, 3	0, 1, 2, 3	
4	X	0	1	1, 2, 3, 0	1, 0, 3, 2	
4	X	1	0	2, 3, 0, 1	2, 3, 0, 1	
	X	1	1	3, 0, 1, 2	3, 2, 1, 0	
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7	
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6	
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5	
8	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4	
0	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3	
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2	
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1	
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0	

• CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CK. The minimum whole value satisfying the following formula must be programmed into this field.  $tcac(min) \le CAS$  Latency X tck

**Table 8. CAS Latency** 

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	0	0	Reserved
1	0	1	Reserved
1	1	0	2.5 clocks
1	1	1	Reserved



• Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

#### **Table 9. Test Mode**

A8	A7	Test Mode
0	0	Normal mode
1	0	DLL Reset

• (BA0, BA1)

#### Table 10. MRS/EMRS


BA1	BA0	A12 ~ A0
RFU	0	MRS Cycle
RFU	1	Extended Functions (EMRS)

Confidential - 10 of 64 - Rev.1.2 August 2015



#### **Extended Mode Register Set (EMRS)**

The Extended Mode Register Set stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore must be written after power up for proper operation. The extended mode register is written by asserting low on  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{WE}}$ . The state of A0 ~ A12, BA0 and BA1 is written in the mode register in the same cycle as  $\overline{\text{CS}}$ ,  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ , and  $\overline{\text{WE}}$  going low. (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). A1 is used for setting driver strength to normal, or weak. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. Refer to the table for specific codes.



Confidential - 11 of 64 - Rev.1.2 August 2015



**Table 12. Absolute Maximum Rating** 

Symbol	Item		Rating	Unit
VIN, VOUT	Input, Output Voltag	Input, Output Voltage		V
$V_{DD}, V_{DDQ}$	Power Supply Volta	Power Supply Voltage		V
T <sub>A</sub> Ambient Temperature	Commercial	0~70	°C	
	Ambient Temperature	Industrial	-40~85	°C
Tstg	Storage Temperature		-55~150	°C
TSOLDER	Soldering Temperature		260	°C
PD	Power Dissipation		1	W
los	Short Circuit Output Current		50	mA

Note1: Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

Note2: These voltages are relative to Vss

Table 13. Recommended D.C. Operating Conditions ( $V_{DD}$  = 2.5V  $\pm$  0.2V,  $T_A$  = -40~85 °C)

Symbol	Parameter	Min.	Max.	Unit	Note
V <sub>DD</sub>	Power Supply Voltage	2.3	2.7	V	
VDDQ	Power Supply Voltage (for I/O Buffer)	2.3	2.7	٧	
V <sub>REF</sub>	Input Reference Voltage	0.49*V <sub>DDQ</sub>	0.51* V <sub>DDQ</sub>	٧	
VIH (DC)	Input High Voltage (DC)	V <sub>REF</sub> + 0.15	V <sub>DDQ</sub> + 0.3	٧	
VIL (DC)	Input Low Voltage (DC)	-0.3	VREF - 0.15	٧	
V <sub>TT</sub>	Termination Voltage	VREF - 0.04	VREF + 0.04	V	
V <sub>IN</sub> (DC)	Input Voltage Level, CK and $\overline{CK}$ inputs	-0.3	VDDQ + 0.3	٧	
V <sub>ID</sub> (DC)	Input Different Voltage, CK and $\overline{\text{CK}}$ inputs	0.36	VDDQ + 0.6	V	
lı	Input leakage current	-2	2	μА	
loz	Output leakage current	-5	5	μА	
Іон	Output High Current	-16.2	-	mA	VOH = 1.95V
loL	Output Low Current	16.2	-	mA	VOL = 0.35V

**Note:** All voltages are referenced to Vss.

Table 14. Capacitance (VDD = 2.5V, f = 1MHz, TA = 25 °C)

Symbol	Parameter	Min.	Max.	Unit
CIN1	Input Capacitance (CK, $\overline{CK}$ )	2	3	pF
C <sub>IN2</sub>	Input Capacitance (All other input-only pins)	2	3	рF
CI/O	DQ, DQS, DM Input/Output Capacitance	4	5	рF

Note: These parameters are guaranteed by design, periodically sampled and are not 100% tested



Table 15. D.C. Characteristics ( $V_{DD} = 2.5V \pm 0.2V$ ,  $T_A = -40^{\circ}85$  °C)

D		-5		
Parameter & Test Condition	Symbol	Max.	Unit	Note
OPERATING CURRENT: One bank; Active-Precharge; tRC=tRC(min); tCK=tCK(min); DQ,DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles.	IDD0	65	mA	
OPERATING CURRENT: One bank; Active-Read- Precharge; BL=4; tRC=tRC(min); tCK=tCK(min); lout=0mA; Address and control inputs changing once per clock cycle	IDD1	70	mA	
PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; power-down mode; tck=tck(min); CKE=LOW	IDD2P	5	mA	
PRECHARGE FLOATING STANDBY CURRENT: CKE = HIGH; $\overline{CS}$ =HIGH(DESELECT); All banks idle; tcK=tcK(min); Address and control inputs changing once per clock cycle; VIN=VREF for DQ, DQS and DM	IDD2F	30	mA	
PRECHARGE QUIET STANDBY CURRENT: CKE = HIGH;  \overline{\overline{\text{CS}}} = HIGH(DESELECT); All banks idle; tck=tck(min);  Address and other control input stadle at HIGH or LOW;  VIN=VREF for DQ, DQS and DM	IDD2Q	20	mA	
ACTIVE POWER-DOWN STANDBY CURRENT : one bank active; power-down mode; CKE=LOW; tcK=tcK(min)	IDD3P	20	mA	
ACTIVE STANDBY CURRENT: $\overline{CS}$ =HIGH;CKE=HIGH; one bank active; tRC=tRC(max);tCK=tCK(min);Address and control inputs changing once per clock cycle; DQ,DQS,and DM inputs changing twice per clock cycle	IDD3N	55	mA	
OPERATING CURRENT BURST READ: BL=2; READS; Continuous burst; one bank active; Address and control inputs changing once per clock cycle; tck=tck(min); lout=0mA;50% of data changing on every transfer	IDD4R	100	mA	
OPERATING CURRENT BURST Write: BL=2; WRITES; Continuous Burst; one bank active; address and control inputs changing once per clock cycle; tCK=tCK(min); DQ,DQS,and DM changing twice per clock cycle; 50% of data changing on every transfer	IDD4W	100	mA	
AUTO REFRESH CURRENT : tRC=tRFC(min); tCK=tCK(min)	IDD5	100	mA	
SELF REFRESH CURRENT: Sell Refresh Mode ; CKE≦ 0.2V;tcK=tcK(min)	IDD6	2	mA	1
BURST OPERATING CURRENT 4 bank operation: Four bank interleaving READs; BL=4;with Auto Precharge; tRC=tRC(min); tCK=tCK(min); Address and control inputs change only during Active, READ, or WRITE command	IDD7	140	mA	

Confidential - 13 of 64 - Rev.1.2 August 2015



# Table 16. Electrical Characteristics and Recommended A.C.Operating Condition ( $V_{DD} = 2.5V \pm 0.2V$ , $T_A = -40 \sim 85$ °C)

Cumb al	Dovometer		-5		11	Note
Symbol	Parameter		Min.	Max.	Unit	Note
	C	L = 2	7.5	12	ns	
tcĸ	Clock cycle time	L = 2.5	6	12	ns	
	C	L = 3	5	10	ns	
tсн	Clock high level width		0.45	0.55	tcĸ	
tcL	Clock low level width		0.45	0.55	tcĸ	
thp	Clock half period		t <sub>CLMIN</sub> or t <sub>CHMIN</sub>	-	ns	2
tHZ	Data-out-high impedance time from CK	, CK	-	0.7	ns	3
tız	Data-out-low impedance time from CK,	CK	-0.7	0.7	ns	3
togsck	DQS-out access time from CK, $\overline{\text{CK}}$		-0.6	0.6	ns	
tac	Output access time from $CK, \overline{CK}$		-0.7	0.7	ns	
togsq	DQS-DQ Skew		-	0.4	ns	
trpre	Read preamble		0.9	1.1	tcĸ	
<b>t</b> RPST	Read postamble		0.4	0.6	tcĸ	
togss	CK to valid DQS-in		0.72	1.25	tcĸ	
twpres	DQS-in setup time		0	-	ns	4
twpre	DQS write preamble		0.25	-	tcĸ	
twpst	DQS write postamble		0.4	0.6	tcĸ	5
tDQSH	DQS in high level pulse width		0.35	-	tcĸ	
tDQSL	DQS in low level pulse width		0.35	-	tcĸ	
tıs	Address and Control input setup time		0.7	-	ns	6
tıн	Address and Control input hold time		0.7	-	ns	6
tos	DQ & DM setup time to DQS		0.4	-	ns	
tон	DQ & DM hold time to DQS		0.4	-	ns	
tqн	DQ/DQS output hold time from DQS		thp - t <sub>QHS</sub>	-	ns	
trc	Row cycle time		55	-	ns	
trfc	Refresh row cycle time		70	-	ns	
tras	Row active time		40	70k	ns	
trcd	Active to Read or Write delay		15	-	ns	
trp	Row precharge time		15	-	ns	
trrd	Row active to Row active delay		10	-	ns	
twr	Write recovery time		15	-	ns	
twtr	Internal Write to Read Command Delay	′	2	-	tcĸ	
tmrd	Mode register set cycle time		10	-	ns	
trefi	Average Periodic Refresh interval		-	7.8	μS	7
txsrd	Self refresh exit to read command delay	y	200	-	tcĸ	
txsnr	Self refresh exit to non-read command	delay	75	-	ns	
<b>t</b> DAL	Auto Precharge write recovery + precharg	ge time	twr + trp	-	ns	
tDIPW	DQ and DM input puls width		1.75	-	ns	
tipw	Control and Address input pulse width		2.2	-	ns	
t <sub>QHS</sub>	Data Hold Skew Factor		-	0.5	ns	
$t_{DSS}$	DQS falling edge to CK setup time		0.2	-	tcĸ	
$t_{DSH}$	DQS falling edge hold time from CK		0.2	-	tcĸ	

Confidential - 14 of 64 - Rev.1.2 August 2015



#### Table 17. Recommended A.C. Operating Conditions ( $V_{DD} = 2.5V \pm 0.2V$ , $T_A = -40^{\circ}85 ^{\circ}C$ )

Symbol	Parameter	Min.	Max.	Unit
VIH (AC)	Input High Voltage (AC)	VREF + 0.31	-	V
VIL (AC)	Input Low Voltage (AC)	-	VREF - 0.31	V
V <sub>ID</sub> (AC)	Input Different Voltage, CK and $\overline{CK}$ inputs	0.7	VDDQ + 0.6	٧
V <sub>IX</sub> (AC)	Input Crossing Point Voltage, CK and $\overline{CK}$ inputs	0.5*V <sub>DDQ</sub> -0.2	0.5*VDDQ+0.2	٧

#### Note:

- 1) Enables on-chip refresh and address counters.
- 2) Min(tcl, tch) refers to the smaller of the actual clock low time and actual clock high time as provided to the device.
- 3) this and this transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving(HZ), or begins driving(LZ).
- 4) The specific requirement is that DQS be valid (High, Low, or at some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic, and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tDQSS.
- 5) The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 6) For command/address slew rate  $\geq 0.5$ V/ns and <1.0V/ns. For CK & CK slew rate  $\geq 1.0$ V/ns.
- 7) A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- 8) Power-up sequence is described in Note 10
- 9) A.C. Test Conditions


#### Table 18. SSTL \_2 Interface

Reference Level of Output Signals (VREF)	0.5 * VDDQ	
Output Load	Reference to the Test Load	
Input Signal Levels	V <sub>REF</sub> +0.31 V / V <sub>REF</sub> -0.31 V	
Input Signals Slew Rate	1 V/ns	
Reference Level of Input Signals	0.5 * VDDQ	

Confidential - 15 of 64 - Rev.1.2 August 2015



Figure 3. SSTL 2 A.C. Test Load



#### 10) Power up Sequence

Power up must be performed in the following sequence.


- 1) Apply power to VDD before or at the same time as VDDQ, VTT and VREF when all input signals are held "NOP" state and maintain CKE "LOW".
- 2) Start clock and maintain stable condition for minimum 200 µs.
- 3) Issue a "NOP" command and keep CKE "HIGH"
- 4) Issue a "Precharge All" command.
- 5) Issue EMRS enable DLL.
- 6) Issue MRS reset DLL. (An additional 200 clock cycles are required to lock the DLL).
- 7) Precharge all banks of the device.
- 8) Issue two or more Auto Refresh commands.
- 9) Issue MRS with A8 to low to initialize the mode register.

Confidential - 16 of 64 - Rev.1.2 August 2015



### **Timing Waveforms**

Figure 4. Activating a Specific Row in a Specific Bank



RA=Row Address BA=Bank Address





Figure 5. tRCD and tRRD Definition





Figure 6. READ Command




CA=Column Address
BA=Bank Address
EN AP=Enable Autoprecharge
DIS AP=Disable Autoprecharge






Figure 7. Read Burst Required CAS Latencies (CL=2)



DO n=Data Out from column n **Burst Length=4** 3 subsequent elements of Data Out appear in the programmed order following DO n



### Read Burst Required CAS Latencies (CL=2.5)



DO n=Data Out from column n


**Burst Length=4** 

3 subsequent elements of Data Out appear in the programmed order following DO n





### Read Burst Required CAS Latencies (CL=3)



DO n=Data Out from column n


**Burst Length=4** 

3 subsequent elements of Data Out appear in the programmed order following DO  $\boldsymbol{n}$ 





Figure 8. Consecutive Read Bursts Required CAS Latencies (CL=2)



DO n (or o)=Data Out from column n (or column o)
Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first)
3 subsequent elements of Data Out appear in the programmed order following DO n
3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o


Read commands shown must be to the same device





#### **Consecutive Read Bursts Required CAS Latencies (CL=2.5)**

Read commands shown must be to the same device




DO n (or o)=Data Out from column n (or column o)
Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first)
3 subsequent elements of Data Out appear in the programmed order following DO n
3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o

Don't Care



#### Consecutive Read Bursts Required CAS Latencies (CL=3)




DO n (or o)=Data Out from column n (or column o)
Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first)
3 subsequent elements of Data Out appear in the programmed order following DO n
3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o
Read commands shown must be to the same device





Figure 9. Non-Consecutive Read Bursts Required CAS Latencies (CL=2)




DO n (or o)=Data Out from column n (or column o)

**Burst Length=4** 

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO  $\sigma$ 



#### Non-Consecutive Read Bursts Required CAS Latencies (CL=2.5)



DO n (or o)=Data Out from column n (or column o)


**Burst Length=4** 

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO o)  $\,$ 





#### Non-Consecutive Read Bursts Required CAS Latencies (CL=3)



DO n (or o)=Data Out from column n (or column o)

**Burst Length=4** 

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO o) Don't Care

Confidential - 25 of 64 - Rev.1.2 August 2015