

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









Revision History

AS4C32M16D1 - 60-Ball, 8x13x1.2 mm (max) TFBGA PACKAGE

Revision	Details	Date
Rev 1.0	Preliminary datasheet	August 2014

Confidential 1 Rev. 1.0 Aug. /2014





32M x 16 bit DDR Synchronous DRAM (SDRAM)

TFBGA option - Advanced (Rev. 1.0, Aug. /2014)

Features

- Fast clock rate: 200MHz
- Differential Clock CK & CK
- Bi-directional DQS
- DLL enable/disable by EMRS
- Fully synchronous operation
- Internal pipeline architecture
- Four internal banks. 8M x 16-bit for each bank
- Programmable Mode and Extended Mode registers
 - CAS Latency: 2, 2.5, 3
 - Burst length: 2, 4, 8
 - Burst Type: Sequential & Interleaved
- Individual bytes write mask control
- DM Write Latency = 0
- · Auto Refresh and Self Refresh
- 8192 refresh cycles / 64ms
- Precharge & active power down
- Power supplies: VDD & VDDQ = 2.5V ± 0.2V
- Operating temperature range
- Commercial (0° ~ 70°C)
- Industrial (-40° ~ 85°C)
- Interface: SSTL 2 I/O Interface
- Package: 60-Ball, 8x13x1.2 mm (max) TFBGA
 - Pb free and Halogen Free

All parts are ROHS compliant

Overview

The AS4C32M16D1 is a high-speed CMOS double data rate synchronous DRAM containing 512 Mbits. It is internally configured as a guad 8M x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). Data outputs occur at both rising edges of CK and CK. Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command. The device provides programmable Read or Write burst lengths of 2, 4, or 8. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. In addition, 512Mb DDR features programmable DLL option. By having a programmable mode register and extended mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory band width; result in a device particularly well suited to high performance main memory and graphics applications.

Table 1.Ordering Information

Part Number	Clock	Data Rate	Package	Temperature	Temp Range
AS4C32M16D1-5BCN	200MHz	400Mbps/pin	60 ball TFBGA	Commercial	0 ~ 70°C
AS4C32M16D1-5BIN	200MHz	400Mbps/pin	60 ball TFBGA	Industrial	-40 ~ 85°C

B: indicates TSOP II package

C: indicates Commercial temp.

I: indicates Industrial temp.

N: indicates lead free ROHS




Figure 1. Ball Assignment (Top View)

	1	2	3	•••	7	8	9
Α	(VSSQ)	DQ15	vss		VDD	DQ0	VDDQ
В	DQ14)	VDDQ	DQ13		DQ2	VSSQ	DQ1
С	(DQ12)	VSSQ	DQ11		DQ4	VDDQ	DQ3
D	DQ10	VDDQ	DQ9		DQ6	VSSQ	DQ5
Е	DQ8	vssq	UDQS		LDQS	VDDQ	DQ7
F	VREF	vss	UDM		LDM	VDD	NC
G	(CK	<u>CK</u>		WE	CAS	
Н	((A12)	CKE		RAS	(CS)	
J	(A11	A9		BA1	BA0	
K	((A8)	A 7		(A0)	(A10)	
L	((A6)	A5		(A2)	(A1)	
М	(A4	vss		VDD	(A3)	

Confidential 3 Rev. 1.0 Aug /2014



Figure 2. Block Diagram





Pin Descriptions

Table 2. Pin Details

input signals are sampled on the crossing of the positive edge of CK and negative edge of CK. Input and output data is referenced to the crossing of CK and CK (both directions of the crossing) CKE Input Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal. If CKE goes low synchronously with clock, the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes. BA0, BA1 Input Bank Activate: BA0 and BA1 define to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied. A0-A12 Input Address Inputs: AO-A12 are sampled during the BankActivate command (row address A0-A12) and Read/Write command (column address A0-A9 with A10 defining Auto Precharge). CS Input Chip Select: CS enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when CS is sampled HIGH. CS provides for external bank selection on systems with multiple banks. It is considered part of the command code. RAS Input Row Address Strobe: The RAS signal defines the operation commands in conjunction with the CAS and WE signals and is latched at the positive edges of CK. When RAS and CS are asserted "LOW" and CAS is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the WE signal. When the WE is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the WE is asserted "LOW," the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation. CAS Input Column Address Strobe: The CAS signal defines the operation commands in conjunction with the RAS and WE signals and is latched at the positive edges of CK. When RAS and CAS signals and is latched at the positive edges of CK. When RAS and CAS signals and is	Symbol	Туре	Description
goes low synchronously with clock, the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes. BAO, BA1 Input Bank Activate: BA0 and BA1 define to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied. A0-A12 Input Address Inputs: A0-A12 are sampled during the BankActivate command (row address A0-A12) and Read/Write command (column address A0-A9 with A10 defining Auto Precharge). CS Input Chip Select: CS enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when CS is sampled HIGH. CS provides for external bank selection on systems with multiple banks. It is considered part of the command code. RAS Input Row Address Strobe: The RAS signal defines the operation commands in conjunction with the CAS and WE signals and is latched at the positive edges of CK. When RAS and CS are asserted "LOW" and CAS is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the WE signal. When the WE is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the WE is asserted "LOW," the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation. CAS Input Column Address Strobe: The CAS signal defines the operation commands in conjunction with the RAS and WE signals and is latched at the positive edges of CK. When RAS is held "HIGH" and CS is asserted "LOW," the column access is started by asserting CAS "LOW." Then, the Read or Write command is selected by asserting WE "HIGH" or "LOW". Wite Enable: The WE signal defines the operation commands in conjunction with the RAS and CAS signals and is latched at the positive edges of CK. When RAS is held "HIGH" or "LOW." Write Enable: The WE signal define	CK, CK	Input	edge of $\overline{\text{CK}}$. Input and output data is referenced to the crossing of CK and $\overline{\text{CK}}$ (both
BankPrecharge command is being applied. Address Inputs: A0-A12 are sampled during the BankActivate command (row address A0-A12) and Read/Write command (column address A0-A9 with A10 defining Auto Precharge). Input Chip Select: ○ enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when ○ is sampled HIGH. ○ provides for external bank selection on systems with multiple banks. It is considered part of the command code. RAS Input Row Address Strobe: The RAS signal defines the operation commands in conjunction with the ○ A3 and ○ and ○ and ○ and ○ and ○ A3 is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the ○ and the bank designated by BA is turned on to the active state. When the ○ and the bank designated by BA is switched to the idle state after the precharge operation. CAS Input Column Address Strobe: The ○ A3 signal defines the operation commands in conjunction with the ○ A3 is asserted "LOW," the column access is started by asserting ○ A3 "LOW." Then, the Read or Write command is selected by asserting ○ A3 "LOW." Then, the Read or Write command is conjunction with the ○ A3 signal defines the operation commands in conjunction with the RA3 and ○ A3 signal and is latched at the positive edges of ○ CK. When ○ A3 is held "HIGH" or "LOW". Write Enable: The ○ Signal defines the operation commands in conjunction with the RA3 and ○ A3 signals and is latched at the positive edges of ○ CK. The ○ A3 signals and is latched at the positive edges of ○ CK. The ○ A4 signal of A4 signa	CKE	Input	goes low synchronously with clock, the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to
address A0-A12) and Read/Write command (column address A0-A9 with A10 defining Auto Precharge). Chip Select: □S enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when □S is sampled HIGH. □S provides for external bank selection on systems with multiple banks. It is considered part of the command code. RAS Input Row Address Strobe: The RAS signal defines the operation commands in conjunction with the □AS and □S signals and is latched at the positive edges of CK. When RAS and □S are asserted "LOW" and □AS is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the □BA is switched to the idle state after the precharge operation. CAS Input Column Address Strobe: The □AS signal defines the operation commands in conjunction with the RAS and □BA is switched to the idle state after the precharge operation. CAS Input Column Address Strobe: The □AS signal defines the operation commands in conjunction with the RAS and □BA is asserted □LOW," the column access is started by asserting □AS □LOW. □Then, the Read or Write command is selected by asserting □BA is latched at the positive edges of □CK. When RAS and □AS signals and is latched at the positive edges of □CK. □BA is used to select the BankActivate or Precharge command in conjunction with the RAS and □AS signals and is latched at the positive edges of □CK. □BA is used to select the BankActivate or Precharge command and Read or Write command. LDQS, □DQS Input / Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15. DQ0 - DQ15 Input / Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15.	BA0, BA1	Input	
command decoder. All commands are masked when \(\overline{\sigma}\) is sampled HIGH. \(\overline{\sigma}\) provides for external bank selection on systems with multiple banks. It is considered part of the command code. RAS Input Row Address Strobe: The \(\overline{\text{RAS}}\) signal defines the operation commands in conjunction with the \(\overline{\text{CAS}}\) and \(\overline{\text{CS}}\) is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the \(\overline{\text{WE}}\) signal. When the \(\overline{\text{WE}}\) is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the \(\overline{\text{WE}}\) is asserted "LOW," the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation. CAS Input Column Address Strobe: The \(\overline{\text{CAS}}\) signal defines the operation commands in conjunction with the \(\overline{\text{RAS}}\) is held "HIGH" and \(\overline{\text{CS}}\) is asserted "LOW," the column access is started by asserting \(\overline{\text{CAS}}\) "LOW." Then, the Read or Write command is selected by asserting \(\overline{\text{WE}}\) "HIGH" or "LOW". WE Input Write Enable: The \(\overline{\text{WE}}\) signal defines the operation commands in conjunction with the \(\overline{\text{RAS}}\) and \(\overline{\text{CAS}}\) signals and is latched at the positive edges of CK. The \(\overline{\text{WE}}\) input is used to select the BankActivate or Precharge command and Read or Write command. LDQS, UDQS Input Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQO-7, UDQS is for DQ8-15. Data Input / Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ15, UDM masks DQ8-DQ15. DATA Input / Data Input / Data I/O: The DQ0-DQ15 input and output data are syn	A0-A12	Input	Address Inputs: A0-A12 are sampled during the BankActivate command (row address A0-A12) and Read/Write command (column address A0-A9 with A10 defining Auto Precharge).
conjunction with the CAS and WE signals and is latched at the positive edges of CK. When RAS and CS are asserted "LOW" and CAS is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the WE signal. When the WE is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the WE is asserted "LOW," the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation. CAS Input Column Address Strobe: The CAS signal defines the operation commands in conjunction with the RAS and WE signals and is latched at the positive edges of CK. When RAS is held "HIGH" and CS is asserted "LOW," the column access is started by asserting WE "HIGH" or "LOW". WE Input Write Enable: The WE signal defines the operation commands in conjunction with the RAS and CAS signals and is latched at the positive edges of CK. The WE input is used to select the BankActivate or Precharge command and Read or Write command. LDQS, UDQS Untput Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15. Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15. Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.	<u>CS</u>	Input	provides for external bank selection on systems with multiple banks. It is considered
conjunction with the RAS and WE signals and is latched at the positive edges of CK. When RAS is held "HIGH" and CS is asserted "LOW," the column access is started by asserting CAS "LOW." Then, the Read or Write command is selected by asserting WE "HIGH" or "LOW". Write Enable: The WE signal defines the operation commands in conjunction with the RAS and CAS signals and is latched at the positive edges of CK. The WE input is used to select the BankActivate or Precharge command and Read or Write command. LDQS, Unput Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15. LDM, UDM Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15. DQ0 - DQ15 Input / Output Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.	RAS	Input	conjunction with the $\overline{\text{CAS}}$ and $\overline{\text{WE}}$ signals and is latched at the positive edges of CK. When $\overline{\text{RAS}}$ and $\overline{\text{CS}}$ are asserted "LOW" and $\overline{\text{CAS}}$ is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the $\overline{\text{WE}}$ signal. When the $\overline{\text{WE}}$ is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the $\overline{\text{WE}}$ is asserted "LOW," the Precharge command is selected and the bank designated by BA is
the RAS and CAS signals and is latched at the positive edges of CK. The WE input is used to select the BankActivate or Precharge command and Read or Write command. LDQS, UDQS Input / Output Bidirectional Data Strobe: Specifies timing for Input and Output data. Read Data Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15. LDM, UDM Input Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15. DQ0 - DQ15 Input / Output Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.	CAS	Input	When \overline{RAS} is held "HIGH" and \overline{CS} is asserted "LOW," the column access is started by asserting \overline{CAS} "LOW." Then, the Read or Write command is selected by asserting
UDQS Output Strobe is edge triggered. Write Data Strobe provides a setup and hold time for data and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15. LDM, UDM Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15. Dq0 - DQ15 Input / Output Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.	WE	Input	the \overline{RAS} and \overline{CAS} signals and is latched at the positive edges of CK. The \overline{WE} input is used to select the BankActivate or Precharge command and Read or Write
LDM, UDM Input Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15. DQ0 - DQ15 Input / Output Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.	LDQS,	Input /	
UDM cycle. LDM masks DQ0-DQ7, UDM masks DQ8-DQ15. DQ0 - DQ15 Input / Output Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.	UDQS	Output	
Output negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.	·	Input	
V _{DD} Supply Power Supply: 2.5V ± 0.2V.	DQ0 - DQ15	•	Data I/O: The DQ0-DQ15 input and output data are synchronized with positive and negative edges of LDQS and UDQS. The I/Os are byte-maskable during Writes.
	V _{DD}	Supply	Power Supply: 2.5V ± 0.2V.

Confidential 5 Rev. 1.0 Aug /2014



AS4C32M16D1

Vss	Supply	Ground
V _{DDQ}	Supply	DQ Power: 2.5V ± 0.2V. Provide isolated power to DQs for improved noise immunity.
Vssq	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
VREF	Supply	Reference Voltage for Inputs: +0.5*VDDQ
NC	-	No Connect: These pins should be left unconnected.

Confidential 6 Rev. 1.0 Aug /2014



Operation Mode

Table 3 shows the truth table for the operation commands.

Table 3. Truth Table (Note (1), (2))

_	1										
Command	State	CKE _{n-1}	CKEn	DM	BA0,1	A 10	A0-9, 11-12	CS	RAS	CAS	WE
BankActivate	Idle ⁽³⁾	Н	Х	Х	V	Rov	w address	L	L	Н	Н
BankPrecharge	Any	Н	Х	Χ	V	L	Х	L	L	Н	L
Precharge All	Any	Н	Х	Χ	Х	Н	X	L	L	Н	L
Write	Active ⁽³⁾	Н	Χ	Χ	V	L	Column	L	Н	L	L
Write and AutoPrecharge	Active ⁽³⁾	Н	Х	Χ	V	Н	address (A0 ~ A9)	L	Н	L	L
Read	Active ⁽³⁾	Н	Х	Χ	V	L	Column	L	Н	L	Н
Read and Autoprecharge	Active ⁽³⁾	Н	Х	Χ	V	Н	address (A0 ~ A9)	L	Н	L	Н
Mode Register Set	Idle	Н	Х	Χ		OP (code	L	L	L	L
Extended MRS	Idle	Н	Х	Χ		OP (code	L	L	L	L
No-Operation	Any	Н	Х	Χ	Х	Х	X	L	Н	Н	Н
Burst Stop	Active ⁽⁴⁾	Н	Х	Χ	Х	Х	Х	L	Н	Н	L
Device Deselect	Any	Н	Χ	Χ	Х	Х	Х	Н	Х	Х	Х
AutoRefresh	Idle	Н	Н	Χ	Х	Х	Х	L	L	L	Н
SelfRefresh Entry	ldle	Н	L	Χ	Х	Х	Х	L	L	L	Н
SelfRefresh Exit	Idle	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
	(SelfRefresh)							L	Н	Н	Н
Precharge Power Down Mode Entry	Idle	Н	L	Х	Х	Х	Х	Н	Х	Х	Х
								L	Н	Н	Н
Precharge Power Down Mode Exit	Any	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
	(PowerDown)							L	Н	Н	Н
Active Power Down Mode Entry	Active	Н	L	Х	Х	Х	Х	Н	Х	Х	Х
								L	V	V	V
Active Power Down Mode Exit	Any	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
	(PowerDown)							L	Н	Н	Н
Data Input Mask Disable	Active	Н	Х	L	Х	Х	Х	Х	Х	Х	Х
Data Input Mask Enable(5)	Active	Н	Х	Н	Х	Х	Х	Χ	Х	Х	Х
Note: 1 1/-1/alid data V-Darit Car							'				


- **Note:** 1. V=Valid data, X=Don't Care, L=Low level, H=High level
 - 2. CKEn signal is input level when commands are provided. CKE_{n-1} signal is input level one clock cycle before the commands are provided.
 - 3. These are states of bank designated by BA signal.
 - 4. Device state is 2, 4, and 8 burst operation.
 - 5. LDM and UDM can be enabled respectively.

Confidential 7 Rev. 1.0 Aug /2014



Mode Register Set (MRS)

The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs CAS Latency, Burst Type, and Burst Length to make the DDR SDRAM useful for a variety of applications. The default value of the Mode Register is not defined; therefore the Mode Register must be written by the user. Values stored in the register will be retained until the register is reprogrammed. The Mode Register is written by asserting Low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of address pins A0~A12 and BA0, BA1 in the same cycle in which \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} are asserted Low is written into the Mode Register. A minimum of two clock cycles, tMRD, are required to complete the write operation in the Mode Register. The Mode Register is divided into various fields depending on functionality. The Burst Length uses A0~A2, Burst Type uses A3, and CAS Latency (read latency from column address) uses A4~A6. A logic 0 should be programmed to all the undefined addresses to ensure future compatibility. Reserved states should not be used to avoid unknown device operation or incompatibility with future versions. Refer to the table for specific codes for various burst lengths, burst types and CAS latencies.



Burst Length Field (A2~A0)
 This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8.

Table 5. Burst Length

A2	A1	A0	Burst Length
0	0	0	Reserved
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

Confidential 8 Rev. 1.0 Aug /2014



Addressing Mode Select Field (A3)

The Addressing Mode can be one of two modes, either Interleave Mode or Sequential Mode. Both Sequential Mode and Interleave Mode support burst length of 2, 4 and 8.

Table 6. Addressing Mode

A3	Addressing Mode
0	Sequential
1	Interleave

Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 7. Burst Address ordering

Durat Lanath	Sta	rt Address	3	Cognential	Interlegue
Burst Length	A2	A1	A0	Sequential	Interleave
2	X	Χ	0	0, 1	0, 1
۷	X	Χ	1	1, 0	1, 0
	X	0	0	0, 1, 2, 3	0, 1, 2, 3
4	X	0	1	1, 2, 3, 0	1, 0, 3, 2
4	X	1	0	2, 3, 0, 1	2, 3, 0, 1
	X	1	1	3, 0, 1, 2	3, 2, 1, 0
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
0	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CK. The minimum whole value satisfying the following formula must be programmed into this field. $t_{CAC}(min) \le CAS$ Latency X t_{CK}

Table 8. CAS Latency

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	0	0	Reserved
1	0	1	Reserved
1	1	0	2.5 clocks
1	1	1	Reserved

Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

Table 9. Test Mode

A8	A7	Test Mode
0	0	Normal mode
1	0	DLL Reset

Confidential 9 Rev. 1.0 Aug /2014



• (BA0, BA1)


Table 10. MRS/EMRS

BA1	BA0	A12 ~ A0
RFU	0	MRS Cycle
RFU	1	Extended Functions (EMRS)

Extended Mode Register Set (EMRS)

The Extended Mode Register Set stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore must be written after power up for proper operation. The Extended Mode Register is written by asserting Low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of A0 ~ A12, BA0 and BA1 is written in the mode register in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} going low. The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register. A1 is used for setting driver strength to normal, or weak. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. Refer to the table for specific codes.

Table 11. Extended Mode Register Bitmap



Confidential 10 Rev. 1.0 Aug /2014



Table 12. Absolute Maximum Rating

Symbol	Item		Values	Unit		
VIN, VOUT	Input, Output Voltage		Input, Output Voltage		- 0.5~ V _{DDQ} + 0.5	V
V_{DD},V_{DDQ}	Power Supply Voltage		- 1~3.6	V		
-	Analyzant Tanananatana	Commercial	0~70	°C		
TA	Ambient Temperature	Industrial	-40~85	°C		
Tstg	Storage Temperature		- 55~150	°C		
Tsolder	Soldering Temperature		260	°C		
PD	Power Dissipation		1	W		
los	Short Circuit Output Current		50	mA		

Note1: Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

Note2: These voltages are relative to Vss

Table 13. Recommended D.C. Operating Conditions (T_A = -40 ~ 85 °C)

Symbol	Parameter	Min.	Max.	Unit	Note
V _{DD}	Power Supply Voltage	2.3	2.7	V	
V _{DDQ}	Power Supply Voltage (for I/O Buffer)	2.3	2.7	V	
V _{REF}	Input Reference Voltage	0.49*V _{DDQ}	0.51* V _{DDQ}	V	
VIH (DC)	Input High Voltage (DC)	V _{REF} + 0.15	V _{DDQ} + 0.3	٧	
VIL (DC)	Input Low Voltage (DC)	-0.3	VREF - 0.15	V	
VTT	Termination Voltage	VREF - 0.04	VREF + 0.04	٧	
V _{IN} (DC)	Input Voltage Level, CK and $\overline{\text{CK}}$ inputs	-0.3	V _{DDQ} + 0.3	٧	
V _{ID} (DC)	Input Different Voltage, CK and CK inputs	0.36	V _{DDQ} + 0.6	V	
lı	Input leakage current	-2	2	μΑ	
loz	Output leakage current	-5	5	μΑ	
Іон	Output High Current	-16.2	-	mA	Voн = 1.95V
loL	Output Low Current	16.2	-	mA	V _{OL} = 0.35V

Note: All voltages are referenced to Vss.

Table 14. Capacitance (V_{DD} = 2.5V, f = 1MHz, T_A = 25 °C)

Symbol	Parameter	Min.	Max.	Unit
C _{IN1}	Input Capacitance (CK, CK)	2	3	pF
C _{IN2}	Input Capacitance (All other input-only pins)	2	3	pF
C _{I/O}	DQ, DQS, DM Input/Output Capacitance	4	5	pF

Note: These parameters are guaranteed by design, periodically sampled and are not 100% tested

Confidential 11 Rev. 1.0 Aug /2014



Table 15. D.C. Characteristics (V_{DD} = 2.5V \pm 0.2V, T_A = -40~85 °C)

Doromotor 9 Test Candition	Cumbal	-5		Note
Parameter & Test Condition	Symbol	Max.	Unit	Note
OPERATING CURRENT:				
One bank; Active-Precharge; tRC=tRC(min); tCK=tCK(min); DQ,DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles.	IDD0	80	mA	
OPERATING CURRENT:				
One bank; BL=4; reads - Refer to the following page for detailed test conditions	IDD1	90	mA	
PRECHARGE POWER-DOWN STANDBY CURRENT:	IDD2P	5	mA	
All banks idle; power-down mode; tck=tck(min); CKE = LOW	IDDZP	ວ	ША	
PRECHARGE FLOATING STANDBY CURRENT:				
CS = HIGH; all banks idle; CKE = HIGH; tck =tck(min); address and other control inputs changing once per clock cycle; VIN = VREF for DQ, DQS and DM	IDD2F	35	mA	
PRECHARGE QUIET STANDBY CURRENT:				
CS =HIGH; all banks idle; CKE =HIGH; tcк=tcк(min) address and other control inputs stable at ≥ Vih(min) or ≤ ViL (max); Vin = VREF for DQ, DQS and DM	IDD2Q	35	mA	
ACTIVE POWER-DOWN STANDBY CURRENT : one bank active;	IDD3P	20	m A	
power-down mode; CKE=LOW; tcк=tck(min)	וטטטר	20	mA	
ACTIVE STANDBY CURRENT: CS = HIGH; CKE = HIGH; one bank				
active; trc=trc(max);tck=tck(min);Address and control inputs changing once per clock cycle; DQ,DQS and DM inputs changing twice per clock cycle	IDD3N	65	mA	
OPERATING CURRENT BURST READ: BL=2; READS; Continuous burst; one bank active; Address and control inputs changing once per clock cycle; tck=tck(min); lout=0mA;50% of data changing on every transfer	IDD4R	130	mA	
OPERATING CURRENT BURST Write: BL=2; WRITES; Continuous Burst; one bank active; address and control inputs changing once per clock cycle; tck=tck(min); DQ,DQS and DM changing twice per clock cycle; 50% of data changing on every transfer	IDD4W	130	mA	
AUTO REFRESH CURRENT : trc=trfc(min); tck=tck(min)	IDD5	140	mA	
SELF REFRESH CURRENT: Self Refresh Mode ; CKE≦ 0.2V;tcк=tcκ(min)	IDD6	6	mA	1
BURST OPERATING CURRENT 4 bank operation:				
Four bank interleaving READs; BL=4;with Auto Precharge; tRC=tRC(min); tCK=tCK(min); Address and control inputs change only during Active, READ, or WRITE command	IDD7	210	mA	

Confidential 12 Rev. 1.0 Aug /2014



Table 16. Electrical Characteristics and Recommended A.C. Operating Condition (V_{DD} = 2.5V ± 0.2V, T_A = -40~85 °C)

Symbol	Parameter	-5		Unit	Note
Syllibol	Falailletei	Min.	Max.	Oilit	NOLE
	CL = 2	7.5	12	ns	
tcĸ	Clock cycle time CL = 2.5	6	12	ns	
	CL = 3	5	12	ns	
tсн	Clock high level width	0.45	0.55	tcĸ	
tcL	Clock low level width	0.45	0.55	tcĸ	
t _{HP}	Clock half period	tclmin or tchmin	-	ns	2
t _{HZ}	Data-out-high impedance time from CK, $\overline{\text{CK}}$	-	0.7	ns	3
tız	Data-out-low impedance time from CK, $\overline{\text{CK}}$	-0.7	0.7	ns	3
t _{DQSCK}	DQS-out access time from CK, CK	-0.6	0.6	ns	
tac	Output access time from CK, CK	-0.7	0.7	ns	
togsq	DQS-DQ Skew	-	0.4	ns	
tRPRE	Read preamble	0.9	1.1	tcĸ	
trpst	Read postamble	0.4	0.6	tcĸ	
togss	CK to valid DQS-in	0.72	1.25	tcĸ	
twpres	DQS-in setup time	0	-	ns	4
twpre	DQS Write preamble	0.25	-	tcĸ	
twpst	DQS write postamble	0.4	0.6	tcĸ	5
toqsh	DQS in high level pulse width	0.35	-	tcĸ	
togsl	DQS in low level pulse width	0.35	-	tcĸ	
tıs	Address and Control input setup time	0.7	-	ns	6
tıн	Address and Control input hold time	0.7	-	ns	6
tos	DQ & DM setup time to DQS	0.4	-	ns	
t DH	DQ & DM hold time to DQS	0.4	1	ns	
tqн	DQ/DQS output hold time from DQS	thp - t _{QHS}	1	ns	
trc	Row cycle time	55	1	ns	
trfc	Refresh row cycle time	70	ı	ns	
tras	Row active time	40	70K	ns	
trcd	Active to Read or Write delay	15	1	ns	
t _{RP}	Row precharge time	15	1	ns	
trrd	Row active to Row active delay	10	1	ns	
twr	Write recovery time	15	1	ns	
twtr	Internal Write to Read Command Delay	2	ı	tcĸ	
t _{MRD}	Mode register set cycle time	10	1	ns	
trefi	Average Periodic Refresh interval	-	7.8	μS	7
txsrd	Self refresh exit to read command delay	200	-	tcĸ	
txsnr	Self refresh exit to non-read command delay	75	-	ns	
t DAL	Auto Precharge write recovery + precharge time	twr+trp	-	ns	
tDIPW	DQ and DM input pulse width	1.75	-	ns	
tipw	Control and Address input pulse width	2.2	1	ns	
t _{QHS}	Data Hold Skew Factor		0.5	ns	
t _{DSS}	DQS falling edge to CK setup time	0.2	-	tcĸ	
t _{DSH}	DQS falling edge hold time from CK	0.2	-	tcĸ	

Confidential 13 Rev. 1.0 Aug /2014



Table 17. Recommended A.C. Operating Conditions (VDD = 2.5V ± 0.2V, TA = -40~85 °C)

Symbol	Parameter	Min.	Max.	Unit
VIH (AC)	Input High Voltage (AC)	VREF + 0.31	-	V
V _{IL} (AC)	Input Low Voltage (AC)	-	VREF - 0.31	V
V _{ID} (AC)	Input Different Voltage, CK and $\overline{\text{CK}}$ inputs	0.7	VDDQ + 0.6	V
Vıx (AC)	Input Crossing Point Voltage, CK and $\overline{\text{CK}}$ inputs	0.5*VDDQ-0.2	0.5*VDDQ+0.2	V

Note:

- 1) Enables on-chip refresh and address counters.
- 2) Min(tcl, tcH) refers to the smaller of the actual clock low time and actual clock high time as provided to the device.
- 3) thz and thz transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving(HZ), or begins driving(LZ).
- 4) The specific requirement is that DQS be valid (High, Low, or at some point on a valid transition) on or before this CLK edge. A valid transition is defined as monotonic, and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tpqss.
- 5) The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 6) For command/address and CK & \overline{CK} slew rate $\geq 1.0 \text{V/ns}$.
- 7) A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- 8) Power-up sequence is described in Note 10
- 9) A.C. Test Conditions


Table 18. SSTL _2 Interface

Reference Level of Output Signals (VREF)	0.5 * VDDQ
Output Load	Reference to the Test Load
Input Signal Levels	V _{REF} +0.31 V / V _{REF} -0.31 V
Input Signals Slew Rate	1 V/ns
Reference Level of Input Signals	0.5 * VDDQ

Confidential 14 Rev. 1.0 Aug /2014



Figure 3. SSTL_2 A.C. Test Load



10) Power up Sequence

Power up must be performed in the following sequence.


- 1) Apply power to V_{DD} before or at the same time as V_{DDQ}, V_{TT} and V_{REF} when all input signals are held "NOP" state and maintain CKE "LOW".
- 2) Start clock and maintain stable condition for minimum 200 µs.
- 3) Issue a "NOP" command and keep CKE "HIGH"
- 4) Issue a "Precharge All" command.
- 5) Issue EMRS enable DLL.
- 6) Issue MRS reset DLL. (An additional 200 clock cycles are required to lock the DLL).
- 7) Precharge all banks of the device.
- 8) Issue two or more Auto Refresh commands.
- 9) Issue MRS with A8 to low to initialize the mode register.

Confidential 15 Rev. 1.0 Aug /2014



Timing Waveforms

Figure 4. Activating a Specific Row in a Specific Bank



RA=Row Address BA=Bank Address



Confidential 16 Rev. 1.0 Aug /2014



Figure 5. tRCD and tRRD Definition





Figure 6. READ Command




CA=Column Address
BA=Bank Address
EN AP=Enable Autoprecharge
DIS AP=Disable Autoprecharge

Don't Care



Figure 7. Read Burst Required CAS Latencies (CL=2)




DO n=Data Out from column n

Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n







DO n=Data Out from column n

Burst Length=4


3 subsequent elements of Data Out appear in the programmed order following DO n



Confidential 18 Rev. 1.0 Aug /2014



Read Burst Required CAS Latencies (CL=3)



DO n=Data Out from column n


Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n





Figure 8. Consecutive Read Bursts Required CAS Latencies (CL=2)



DO n (or o)=Data Out from column n (or column o)
Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first)
3 subsequent elements of Data Out appear in the programmed order following DO n
3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o
Read commands shown must be to the same device




Confidential 20 Rev. 1.0 Aug /2014



Consecutive Read Bursts Required CAS Latencies (CL=2.5)

Read commands shown must be to the same device




DO n (or o)=Data Out from column n (or column o)
Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first)
3 subsequent elements of Data Out appear in the programmed order following DO n
3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o



Confidential 21 Rev. 1.0 Aug /2014



Consecutive Read Bursts Required CAS Latencies (CL=3)



DO n (or o)=Data Out from column n (or column o)

Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first)

3 subsequent elements of Data Out appear in the programmed order following DO n

 $3\ (or\ 7)$ subsequent elements of Data Out appear in the programmed order following DO o


Read commands shown must be to the same device



Confidential 22 Rev. 1.0 Aug /2014



Figure 9. Non-Consecutive Read Bursts Required CAS Latencies (CL=2)




DO n (or o)=Data Out from column n (or column o)

Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO o) $\,$



Non-Consecutive Read Bursts Required CAS Latencies (CL=2.5)



DO n (or o)=Data Out from column n (or column o)

Burst Length=4


3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO o)



Confidential 23 Rev. 1.0 Aug /2014



Non-Consecutive Read Bursts Required CAS Latencies (CL=3)



DO n (or o)=Data Out from column n (or column o)


Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO σ





Figure 10. Random Read Accesses Required CAS Latencies (CL=2)




DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks



Random Read Accesses Required CAS Latencies (CL=2.5)



DO n, etc. =Data Out from column n, etc.

n', etc. =the next Data Out following DO n, etc. according to the programmed burst order Burst Length=2,4 or 8 in cases shown. If burst of 4 or 8, the burst is interrupted Reads are to active rows in any banks



Confidential 25 Rev. 1.0 Aug /2014