

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China











# 512M (32M x 16) bit Synchronous DRAM (SDRAM)

Confidential

Preliminary (Rev. 1.0, July /2014)

# **Revision History AS4C32M16SM**

| Revision | Details               | Date      |
|----------|-----------------------|-----------|
| Rev 1.0  | Preliminary datasheet | July 2014 |



# 512M (32M x 16) bit Synchronous DRAM (SDRAM)

### Confidential

Preliminary (Rev. 1.0, July /2014)

### **Features**

- PC133-compliant
- Configurations 32 Meg x 16 (8 Meg x 16 x 4 banks)
- Fully synchronous; all signals registered on positive edge of system clock
- Internal, pipelined operation; column address can be changed every clock cycle
- Internal banks for hiding row access/precharge
- Programmable burst lengths: 1, 2, 4, 8, or full page
- Auto precharge, includes concurrent auto precharge and auto refresh modes
- Self refresh mode
- Auto refresh–64ms, 8192-cycle refresh (commercial and industrial)
- LVTTL-compatible inputs and outputs
- Single 3.3V ±0.3V power supply
- Operating temperature range
  - Commercial (0°C to +70°C)
  - Industrial (-40°C to +85°C)
- Timing cycle time
  - o 7.5ns @ CL = 3 (PC133)
  - o 7.5ns @ CL = 2 (PC133)
- Plastic package OCPL2
  - o 54-pin TSOP II (400 mil) Pb-free
- All parts ROHS Compliant

### **Table 1. Key Timing Parameters**

| Clock Frequency | Set up time | Hold time | Access time | t <sub>RCD</sub> (ns) | t <sub>RP</sub> (ns) |
|-----------------|-------------|-----------|-------------|-----------------------|----------------------|
| 133 MHz         | 1.5ns       | 0.8ns     | 5.4ns       | 13.75                 | 13.75                |

CL = CAS (READ) latency

### Table 2 - Ordering Information

| Product part No  | Org      | Temperature              | Package                 |
|------------------|----------|--------------------------|-------------------------|
| AS4C32M16SM-7TCN | 32M x 16 | Commercial 0°C to 70°C   | 54-pin TSOP II (400mil) |
| AS4C32M16SM-7TIN | 32M x 16 | Industrial -40°C to 85°C | 54-pin TSOP II (400mil) |

#### Table 3 - Address Table

| Parameter         | 32M x 16             |
|-------------------|----------------------|
| Configuration     | 8 Meg x 16 x 4 banks |
| Refresh Count     | 8K                   |
| Row Addressing    | 8K A [12:0]          |
| Bank Addressing   | 4 BA [1:0]           |
| Column Addressing | 1K A [9:0]           |



### **General Description**

The 512Mb SDRAM is a high-speed CMOS, dynamic random-access memory containing 536,870,912 bits. It is internally configured as a quad-bank DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CLK). Each of the x4's 134,217,728-bit banks is organized as 8192 rows by 4096 columns by 4bits. Each of the x8's 134,217,728-bit banks is organized as 8192 rows by 2048 columns by 8 bits. Each of the x16's 134,217,728-bit banks is organized as 8192 rows by 1024 columns by 16 bits.

Read and write accesses to the SDRAM are burst-oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BA[1:0] select the bank; A[12:0] select the row). The address bits registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

The SDRAM provides for programmable read or write burst lengths (BL) of 1, 2, 4, or 8locations, or the full page, with a burst terminate option. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence.

The 512Mb SDRAM uses an internal pipelined architecture to achieve high-speed operation. This architecture is compatible with the 2n rule of prefetch architectures, but it also allows the column address to be changed on every clock cycle to achieve a high-speed, fully random access. Precharging one bank while accessing one of the other three banks will hide the PRECHARGE cycles and provide seamless, high-speed, random-access operation.


The 512Mb SDRAM is designed to operate in 3.3V memory systems. An auto refresh mode is provided, along with a power-saving, power-down mode. All inputs and out-puts are LVTTL-compatible.

SDRAMs offer substantial advances in DRAM operating performance, including the ability to synchronously burst data at a high data rate with automatic column-address generation, the ability to interleave between internal banks to hide precharge time, and the capability to randomly change column addresses on each clock cycle during a burst access.



# **Functional Block Diagrams**


Figure 3: 32 Meg x 16 Functional Block Diagram





## **Pin and Ball Assignments and Descriptions**

Figure 4: 54-Pin TSOP (Top View)



### Notes:

- 1. The # symbol indicates that the signal is active LOW
- 2. Package may or may not be assembled with a location notch.






**Table 4: Pin and Ball Descriptions** 

| Symbol         | Туре         | Description   |
|----------------|--------------|---|
| CLK            | Innut        | Clock: CLK is driven by the system clock. All SDRAM input signals are   |
| CLN            | Input        | sampled on the positive edge of CLK. CLK also increments the internal burst   |
|                |              | counter and controls the output registers.  |
| CKE            | Input        | Clock enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal.  |
| CILL           | mpac         | Deactivating the clock provides precharge power-down and SELF REFRESH   |
|                |              | operation (all banks idle), active power-down (row active in any bank), or  |
|                |              | CLOCK SUSPEND operation (burst/access in progress). CKE is synchronous  |
|                |              | except after the device enters power-down and self-refresh modes, where   |
|                |              | CKE becomes asynchronous until after exiting the same mode. The input   |
|                |              | buffers, including CLK, are disabled during power-down and self-refresh   |
|                |              | modes, providing low stand by power. CKE may be tied HIGH.  |
| CS#            | Input        | Chip select: CS# enables (registered LOW) and disables (registered HIGH) the  |
|                |              | command decoder. All commands are masked when CS# is registered HIGH,   |
|                |              | but READ/WRITE bursts already in progress will continue, and DQM  |
|                |              | operation will retain its DQ mask capability while CS# is HIGH. CS# provides  |
|                |              | for external bank selection on systems with multiple banks. CS# is  |
|                |              | considered part of the command code.  |
| CAS#, RAS#,WE# | Input        | Command inputs: RAS#, CAS#, and WE# (along with CS#) define the   |
|                |              | command being entered.  |
| x16:DQML,      | Input        | Input/output mask: DQM is an input mask signal for write accesses and an  |
| DQMHLDQM,      |              | output enable signal for read accesses. Input data is masked when DQM is  |
| UDQM(54-ball)  |              | sampled HIGH during a WRITE cycle. The output buffers are placed in a High-   |
|                |              | Z state (two-clock latency) when DQM is sampled HIGH during a READ cycle.   |
|                |              | On the x4 and x8, DQML (pin 15) is a NC and DQMH is DQM. On the x16,  |
|                |              | DQML corresponds to DQ[7:0], and DQMH corresponds to DQ[15:8]. DQML   |
| 24[4.0]        |              | and DQMH are considered same state when referenced as DQM.  |
| BA[1:0]        | Input        | Bank address input(s): BA[1:0] defines to which bank the ACTIVE, READ,  |
| A[42.0]        | la a a a a b | WRITE, or PRECHARGE command is being applied.   |
| A[12:0]        | Input        | Address inputs: A[12:0] are sampled during the ACTIVE command (row  |
|                |              | address A[12:0]) and READ or WRITE command (column address A[9:0], A11, and A12 for y4: A[0:0] and A11 for y8: A[0:0] for y16: with A10 defining auto     |
|                |              | and A12 for x4; A[9:0] and A11 for x8; A[9:0] for x16; with A10 defining auto precharge) to select one location out of the memory array in the respective |
|                |              | bank. A10 is sampled during a PRECHARGE command to determine if all   |
|                |              | banks are to be precharged (A10 HIGH) or bank selected by A10 (LOW). The  |
|                |              | address inputs also provide the op-code during a LOAD MODE REGISTER   |
|                |              | command.  |
| x16:DQ[15:0]   | I/O          | Data input/output: Data bus for x16 (pins 4, 7, 10, 13, 15, 42, 45, 48, and 51  |
|                | ', '         | are NC for x8; and pins 2, 4, 7, 8, 10, 13, 15, 42, 45, 47, 48, 51, and 53 are NC   |
|                |              | for x4).  |
| VDDQ           | Supply       | DQ power: DQ power to the die for improved noise immunity.  |
| VSSQ           | Supply       | DQ ground: DQ ground to the die for improved noise immunity.  |
| VDD            | Supply       | Power supply: +3.3V ±0.3V.  |
| VSS            | Supply       | Ground.   |
| NC             | -            | These should be left unconnected.   |



# **Package Dimensions**

Figure 5: 54-Pin Plastic TSOP (400 mil) - Package Codes T



- 1. All dimensions are in millimeters.
- 2. Package width and length do not include mold protrusion; allowable mold protrusion is
- 3. 2X means the notch is present in two locations (both ends of the device).
- 4. Package may or may not be assembled with a location notch.



### **Temperature and Thermal Impedance**

It is imperative that the SDRAM device's temperature specifications, shown in Table 6(page 14), be maintained to ensure the junction temperature is in the proper operating range to meet data sheet specifications. An important step in maintaining the proper junction temperature is using the device's thermal impedances correctly. The thermal impedances are listed in Table 6 (page 14) for the applicable die revision and packages being made available. These thermal impedance values vary according to the density, package, and particular design used for each device.

Incorrectly using thermal impedances can produce significant errors. To ensure the compatibility of current and future de-signs, contact Alliance Memory Applications Engineering to confirm thermal impedance values.

The SDRAM device's safe junction temperature range can be maintained when the TC specification is not exceeded. In applications where the device's ambient temperature is too high, use of forced air and/or heat sinks may be required to satisfy the case temperature specifications.

**Table 5: Temperature Limits** 

| Parameter                  |            | Symbol | Min | Max | Unit | Notes   |
|----------------------------|------------|--------|-----|-----|------|---------|
| Operating case temperature | Commercial | Tc     | 0   | 80  | °C   | 1,2,3,4 |
|                            | Industrial |        | -40 | 90  |      |         |
| Junction temperature       | Commercial | TJ     | 0   | 85  | °C   | 3       |
|                            | Industrial |        | -40 | 95  |      |         |
| Ambient temperature        | Commercial | TA     | 0   | 70  | °C   | 3,5     |
|                            | Industrial |        | -40 | 85  |      |         |
| Peak reflow temperature    |            | Треак  | -   | 260 | °C   |         |

#### Notes:

- 1. MAX operating case temperature, TC, is measured in the center of the package on the top side of the device, as shown in Figure 6 (page 14).
- 2. Device functionality is not guaranteed if the device exceeds maximum TC during operation.
- 3. All temperature specifications must be satisfied.
- 4. The case temperature should be measured by gluing a thermocouple to the top-center of the component. This should be done with a 1mm bead of conductive epoxy, as de-fined by the JEDEC EIA/JESD51 standards. Take care to ensure that the thermocouple bead is touching the case.
- 5. Operating ambient temperature surrounding the package.




**Table 6: Thermal Impedance Simulated Values** 

| Die Revision | Package     | Substrate | ⊙ JA (°C/W) Airflow = 0m/s | ⊝ JA (°C/W) Airflow = 1m/s | ⊙ JA (°C/W)<br>Airflow =<br>2m/s |      | ⊝ JC (°C/W) |
|--------------|-------------|-----------|----------------------------|----------------------------|----------------------------------|------|-------------|
| Rev D        | 54-pin TSOP | 2-layer   | 62.6                       | 48.4                       | 44.2                             | 19.2 | 6.7         |
|              |             | 4-layer   | 39.2                       | 32.3                       | 30.6                             | 19.3 |             |

- Notes: 1. For designs expected to last beyond the die revision listed, contact Alliance Memory Applications Engineering to confirm thermal impedance values.
  - 2. Thermal resistance data is sampled from multiple lots, and the values should be viewed as typical.
  - 3. These are estimates; actual results may vary.

Figure 6: Example: Temperature Test Point Location, 54-Pin TSOP (Top View)



Note: 1. Package may or may not be assembled with a location notch.



## **Electrical Specifications**

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**Table 7: Absolute Maximum Ratings** 

| Voltage/Temperature   | Symbol  | Min        | Max  | Unit | Notes |
|---|---------|------------|------|------|-------|
| Voltage on VDD/VDDQ supply relative to VSS                      | DD DDQ  | <b>–</b> 1 | +4.6 | V    | 1     |
| Voltage on inputs, NC, or I/O balls relative to V <sub>SS</sub> | V<br>IN | -1         | +4.6 |      |       |
| Storage temperature (plastic)                                   | STG     | -55        | +155 | °C   |       |
| Power dissipation   | -       | -          | 1    | W    |       |

Note: 1. V<sub>DD</sub> and V<sub>DDQ</sub> must be within 300mV of each other at all times. V<sub>DDQ</sub> must not exceed V<sub>DD</sub>.

### **Table 8: DC Electrical Characteristics and Operating Conditions**

Notes 1–3 apply to all parameters and conditions;  $V_{DD}/V_{DDQ} = +3.3V \pm 0.3V$ 

| Parameter/Condition   |                | Symbol         | Min        | Max                   | Unit | Notes |
|---|----------------|----------------|------------|-----------------------|------|-------|
| Supply voltage  |                | DD DDQ         | 3          | 3.6                   | V    |       |
| Input high voltage: Logic 1; All inputs   |                | V<br>IH        | 2          | V <sub>DD</sub> + 0.3 | V    | 4     |
| Input low voltage: Logic 0; All inputs  |                | V<br>IL        | -0.3       | +0.8                  | V    | 4     |
| Output high voltage: IOUT = -4mA  |                | OH             | 2.4        | _                     | V    |       |
| Output low voltage: IOUT = 4mA  |                | <b>V</b><br>OL | ı          | 0.4                   | V    |       |
| Input leakage current:  |                | ΙL             | <b>-</b> 5 | 5                     | μА   |       |
| Any input $0V \le V_{IN} \le V_{DD}$ (All other balls not und                     | ler test = 0V) |                |            |                       |      |       |
| Output leakage current: DQ are disabled; 0V ≤ V <sub>OUT</sub> ≤ V <sub>DDQ</sub> |                | OZ             | <b>-</b> 5 | <b>–</b> 5            | μΑ   |       |
| Operating temperature:  | Commercial     | TA             | 0          | +70                   | °C   |       |
|   | Industrial     | $T_A$          | -40        | +85                   | °C   |       |

#### Notes:

- 1. All voltages referenced to V<sub>SS</sub>.
- 2. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured; (0°C  $\leq$  TA  $\leq$  +70°C (commercial), -40°C  $\leq$  TA  $\leq$  +85°C (industrial), and -40°C  $\leq$  TA  $\leq$  +105°C (automotive)).
- 3. An initial pause of  $100\mu s$  is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. ( $V_{DD}$  and  $V_{DDQ}$  must be powered up simultaneously.  $V_{SS}$  and  $V_{SSQ}$  must be at same potential.) The two AUTO REFRESH command wake-ups should be repeated any time the <sup>t</sup>REF refresh requirement is exceeded.
- 4.  $V_{IH}$  overshoot:  $V_{IH, max} = V_{DDQ} + 2V$  for a pulse width  $\leq 3$ ns, and the pulse width cannot be greater than one-third of the cycle rate.  $V_{IL}$  undershoot:  $V_{IL, min} = -2V$  for a pulse width  $\leq 3$ ns.



### **Table 9: Capacitance**

Note 1 applies to all parameters and conditions

| Package           | Parameter                                     | Symbol          | Min | Max | Unit | Notes |
|-------------------|---|-----------------|-----|-----|------|-------|
| TSOP 'TG' package | Input capacitance: CLK                        | CLI             | 2.5 | 3.5 | pF   | 2     |
|                   | Input capacitance: All other input-only balls | C <sub>12</sub> | 2.5 | 3.8 | pF   | 3     |
|                   | Input/output capacitance: DQ                  | Cro             | 4   | 6   | pF   | 4     |

Notes: 1. this parameter is sampled.  $V_{DD}$ ,  $V_{DDQ}$  = +3.3V; f = 1 MHz,  $T_A$  = 25°C; pin under test biased at 1.4V.

- 2. PC100 specifies a maximum of 4pF.
- 3. PC100 specifies a maximum of 5pF.
- 4. PC100 specifies a maximum of 6.5pF.
- 5. PC133 specifies a minimum of 2.5pF.
- 6. PC133 specifies a minimum of 2.5pF.
- 7. PC133 specifies a minimum of 3.0pF.



# **Electrical Specifications – IDD Parameters**

#### Table 10: IDD Specifications and Conditions (-7)

Notes 1–5 apply to all parameters and conditions; VDD/VDDQ = +3.3V ±0.3V

|   |                         | Max    |     |      |                 |
|---|-------------------------|--------|-----|------|-----------------|
|   |                         |        | -7  |      |                 |
| Parameter/Condition   |                         | Symbol |     | Unit | Notes           |
| Operating current: Active mode; Burst = 2; READ or WRITE; RC = RC (MIN) |                         |        | 110 | mA   | 6, 9, 10,<br>13 |
| Standby current: Power-down mode; All banks idle; C                     | KE = LOW                | DD2    | 3.5 | mA   | 13              |
| Standby current: Active mode; CKE = HIGH; CS# = HIG                     | H; All banks active     | DD3    | 45  | mA   | 6, 8, 10,       |
| after RCD met; No accesses in progress                                  |                         |        |     |      | 13              |
| Operating current: Burst mode; Page burst; READ or \                    | WRITE; All banks active | DD4    | 115 | mA   | 6, 9, 10,       |
|   |                         |        |     |      | 13              |
| Auto refresh current: CKE = HIGH; CS# = HIGH                            | RFC = RFC (MIN)         | DD5    | 255 | mA   | 6, 8, 9, 10,    |
| <sup>t</sup> RFC = 7.813μs  |                         | DD6    | 6   | mA   | 13, 14          |
| Self refresh current: CKE ≤ 0.2V  | Standard                | DD7    | 6   | mA   |                 |
|   | Low power (L)           | DD7    | 3   | mA   | 7               |

Notes: 1. all voltages referenced to V<sub>SS</sub>.

- 2. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range is ensured; (0°C  $\leq$  TA  $\leq$  +70°C (commercial), -40°C  $\leq$  TA  $\leq$  +85°C (industrial), and -40°C  $\leq$  TA  $\leq$  +105°C (automotive)).
- 3. An initial pause of  $100\mu s$  is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. ( $V_{DD}$  and  $V_{DDQ}$  must be powered up simultaneously.  $V_{SS}$  and  $V_{SSQ}$  must be at same potential.) The two AUTO REFRESH command wake-ups should be repeated any time the <sup>t</sup>REF refresh requirement is exceeded.
- 4. AC operating and  $I_{DD}$  test conditions have  $V_{IL}$  = 0V and  $V_{IH}$  = 3.0V using a measurement reference level of 1.5V. If the input transition time is longer than 1ns, then the timing is measured from  $V_{IL, max}$  and  $V_{IH, min}$  and no longer from the 1.5V midpoint. CLK should always be 1.5V referenced to crossover.
- 5. In specifications are tested after the device is properly initialized.
- 6. I<sub>DD</sub> is dependent on output loading and cycle rates. Specified values are obtained with minimum cycle time and the outputs open.
- 7. Enables on-chip refresh and address counters.
- 8. Other input signals are allowed to transition no more than once every two clocks and are otherwise at valid  $V_{IH}$  or  $V_{IL}$  levels.
- 9. The I<sub>DD</sub> current will increase or decrease proportionally according to the amount of frequency alteration for the test condition.
- 10. Address transitions average one transition every two clocks.
- 11. PC100 specifies a maximum of 4pF.
- 12. PC100 specifies a maximum of 5pF.
- 13. For -7, CL = 3 and tCK = 7.5ns, CL = 2 and tCK = 7.5ns.
- 14. CKE is HIGH during REFRESH command period <sup>t</sup>RFC (MIN) else CKE is LOW. The I<sub>DD6</sub> limit is actually a nominal value and does not result in a fail value.



# **Electrical Specifications – AC Operating Conditions**

# Table 11: Electrical Characteristics and Recommended AC Operating Conditions (-7)

Notes 1, 2, 4, 5, 7, and 20 apply to all parameters and conditions

|  |        |                  |                  | -7      | Unit    |       |
|--|--------|------------------|------------------|---------|---------|-------|
| Parameter                              |        | Symbol           | Min              | Max     |         | Notes |
| Access time from CLK (positive edge)   | CL = 3 | t<br>AC(3)       | -                | 5.4     | ns      | 18    |
|  | CL = 2 | t<br>AC(2)       | -                | 6       |         |       |
| Address hold time                      |        | t<br>AH          | 0.8              | -       | ns      |       |
| Address setup time                     |        | t<br>AS          | 1.5              | _       | ns      |       |
| CLK high-level width                   |        | t<br>CH          | 2.5              | _       | ns      |       |
| CLK low-level width                    |        | t<br>CL          | 2.5              | _       | ns      |       |
| Clock cycle time                       | CL = 3 | t<br>CK(3)       | 7.5              | _       | ns      | 14    |
|  | CL = 2 | t<br>CK(2)       | 10               | _       |         |       |
| CKE hold time                          |        | t<br>CKH         | 0.8              | _       | ns      |       |
| CKE setup time                         |        | t<br>CKS         | 1.5              | _       | ns      | 21    |
| CS#, RAS#, CAS#, WE#, DQM hold time    |        | t<br>CMH         | 0.8              | _       | ns      |       |
| CS#, RAS#, CAS#, WE#, DQM setup time   |        | tCMS             | 1.5              | _       | ns      |       |
| Data-in hold time                      |        | t<br>DH          | 0.8              | _       | ns      |       |
| Data-in setup time                     |        | t<br>DS          | 1.5              | _       | ns      |       |
| Data-out High-Z time                   | CL = 3 | t<br>HZ(3)       | -                | 5.4     | ns      | 6     |
|  | CL = 2 | t<br>HZ(2)       | _                | 6       | ns      |       |
| Data-out Low-Z time                    |        | t<br>LZ          | 1                | _       | ns      |       |
| Data-out hold time (load)              |        | t<br>OH          | 2.7              | _       | ns      |       |
| Data-out hold time (no load)           |        | t<br>OH <i>n</i> | 1.8              | _       | ns      | 19    |
| ACTIVE-to-PRECHARGE command            |        | t<br>RAS         | 44               | 120,000 | ns      |       |
| ACTIVE-to-ACTIVE command period        |        | t<br>RC          | 66               | -       | ns      | 23    |
| ACTIVE-to-READ or WRITE delay          |        | RCD              | 20               | -       | ns      |       |
| Refresh period (8192 rows)             |        | REF              | -                | 64      | ms      |       |
| AUTO REFRESH period                    |        | t<br>RFC         | 66               | -       | ns      |       |
| PRECHARGE command period               |        | t<br>RP          | 20               | -       | ns      |       |
| ACTIVE bank a to ACTIVE bank b command |        | t<br>RRD         | 15               | -       | t<br>CK |       |
| Transition time                        |        | ţT_              | 0.3              | 1.2     | ns      | 3     |
| WRITE recovery time                    |        | t<br>WR          | 1 CLK +<br>7.5ns | _       | ns      | 15    |
|  |        |                  | 15               | _       |         | 16    |
| Exit SELF REFRESH-to-ACTIVE command    |        | t<br>XSR         | 75               | _       | ns      | 12    |




### Table 12: AC Functional Characteristics (-7)

Notes 1-5 and note 7 apply to all parameters and conditions

|  |                  | -7               |                 |                 |       |
|--|------------------|------------------|-----------------|-----------------|-------|
| Parameter  |                  | Symbol           |                 | Unit            | Notes |
| Last data-in to burst STOP command                   | t<br>BDL         | 1                | <sup>t</sup> CK | 11              |       |
| READ/WRITE command to READ/WRITE command             | T <sub>CCD</sub> | 1                | <sup>t</sup> CK | 11              |       |
| Last data-in to new READ/WRITE command               | <sup>t</sup> CDL | 1                | <sup>t</sup> CK | 11              |       |
| CKE to clock disable or power-down entry mode        | t<br>CKED        | 1                | <sup>t</sup> CK | 8               |       |
| Data-in to ACTIVE command                            | t<br>DAL         | 5                | t <sub>CK</sub> | 9, 13           |       |
| Data-in to PRECHARGE command                         | t<br>DPL         | 2                | <sup>t</sup> CK | 10, 13          |       |
| DQM to input data delay                              |                  | t<br>DQD         | 0               | t <sub>CK</sub> | 11    |
| DQM to data mask during WRITEs                       |                  | <sup>t</sup> DQM | 0               | <sup>t</sup> CK | 11    |
| DQM to data High-Z during READs                      |                  | t<br>DQZ         | 2               | <sup>t</sup> CK | 11    |
| WRITE command to input data delay                    |                  | t<br>DWD         | 0               | t <sub>CK</sub> | 11    |
| LOAD MODE REGISTER command to ACTIVE or REFRESH comm | t<br>MRD         | 2                | t <sub>CK</sub> | 17              |       |
| CKE to clock enable or power-down exit setup mode    | t<br>PED         | 1                | t <sub>CK</sub> | 8               |       |
| Last data-in to PRECHARGE command                    | t<br>RDL         | 2                | <sup>t</sup> CK | 10, 13          |       |
| Data-out High-Z from PRECHARGE command               | ROH(3)           | 3                | t<br>CK         | 11              |       |
|  | CL = 2           | t<br>ROH(2)      | 2               | t<br>CK         | 11    |

#### Notes:

- 1. The minimum specifications are used only to indicate cycle time at which proper operation over the full temperature range (0°C  $\leq$  T<sub>A</sub>  $\leq$  +70°C commercial temperature, -40°C  $\leq$  T<sub>A</sub>  $\leq$  +85°C industrial temperature, and -40°C  $\leq$  T<sub>A</sub>  $\leq$  +105°C automotive temperature) is ensured.
- 2. An initial pause of  $100\mu$  s is required after power-up, followed by two AUTO REFRESH commands, before proper device operation is ensured. (VDD and VDDQ must be powered up simultaneously. VSS and VSSQ must be at same potential.) The two AUTO REFRESH command wake-ups should be repeated any time the REF refresh requirement is exceeded.
- 3. AC characteristics assume T = 1ns.
- 4. In addition to meeting the transition rate specification, the clock and CKE must transit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- 5. Outputs measured at 1.5V with equivalent load:



- 6. HZ defines the time at which the output achieves the open circuit condition; it is not a reference to V<sub>OH</sub> or V<sub>OL</sub>. The last valid data element will meet OH before going High-Z.
- 7. AC operating and I<sub>DD</sub> test conditions have V<sub>IL</sub> = 0V and V<sub>IH</sub> = 3.0V using a measurement reference level of 1.5V. If the input transition time is longer than 1ns, then the timing is measured from V<sub>IL</sub>, max and V<sub>IH</sub>, min and no longer from the 1.5V midpoint. CLK should al-ways be 1.5V referenced to crossover.
- 8. Timing is specified by CKS. Clock(s) specified as a reference only at minimum cycle rate.
- 9. Timing is specified by <sup>t</sup>WR plus <sup>t</sup>RP. Clock(s) specified as a reference only at minimum cycle rate.
- 10. Timing is specified by WR.
- 11. Required clocks are specified by JEDEC functionality and are not dependent on any timing parameter.
- 12. CLK must be toggled a minimum of two times during this period.
- 13. Based on CK = 7.5ns for -7
- 14. The clock frequency must remain constant (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) during access or precharge states (READ, WRITE, including tWR, and PRECHARGE commands). CKE may be used to reduce the data rate.

# AS4C32M16SM



- 15. Auto precharge mode only. The precharge timing budget (<sup>t</sup>RP) begins at 7ns for –CL2 and 7.5ns for -7 CL3 after the first clock delay and after the last WRITE is executed.
- 16. Precharge mode only.
- 17. JEDEC and PC100 specify three clocks.
- 18. <sup>t</sup>AC for -75/-7E at CL = 3 with no load is 4.6ns and is guaranteed by design
- 19. Parameter guaranteed by design.
- 20. PC100 specifies a maximum of 6.5pF.
   21. For operating frequencies ≤ 45 MHz, <sup>t</sup>CKS = 3.0ns.
- 22. Auto precharge mode only. The precharge timing budget (RP) begins 6ns for -6A after the first clock delay, after the last WRITE is executed. May not exceed limit set for pre-charge mode.
- 23. DRAM devices should be evenly addressed when being accessed. Disproportionate accesses to a particular row address may result in reduction of the product lifetime.



## **Functional Description**

In general, 512Mb SDRAM devices (32 Meg x 4 x 4 banks) are quad-bank DRAM that operate at 3.3V and include a synchronous interface. All signals are registered on the positive edge of the clock signal, CLK. Each of the x16's 134,217,728-bit banks is organized as 8192 rows by 1024 columns by 16 bits.

Read and write accesses to the SDRAM are burst-oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the bank and row to be accessed (BAO and BA1 select the bank; A [12:0] select the row). The address bits (x4: A [9:0], A11, A12; x8: A [9:0], A11; x16: A [9:0]) registered coincident with the READ or WRITE command are used to select the starting column location for the burst access.

Prior to normal operation, the SDRAM must be initialized. The following sections pro-vide detailed information covering device initialization, register definition, command descriptions, and device operation.



### **Commands**

The following table provides a quick reference of available commands, followed by a written description of each command. Additional Truth Tables (Table 14 (page 28), Table 15 (page 30), and Table 16 (page 32)) provide current state/next state information.

Table 13: Truth Table - Commands and DQM Operation

Note 1 applies to all parameters and conditions

| Name (Function)  | CS# | RAS# | CAS# | WE# | DQM | ADDR     | DQ     | Notes |
|--|-----|------|------|-----|-----|----------|--------|-------|
| COMMAND INHIBIT (NOP)                                  | Η   | Χ    | Χ    | Χ   | Χ   | Х        | Х      |       |
| NO OPERATION (NOP)                                     | L   | Н    | Н    | Н   | Χ   | Х        | Х      |       |
| ACTIVE (select bank and activate row)                  | L   | L    | Н    | Н   | Χ   | Bank/row | Х      | 2     |
| READ (select bank and column, and start READ burst)    | L   | Н    | L    | Н   | L/H | Bank/col | Х      | 3     |
| WRITE (select bank and column, and start WRITE burst)  | L   | Н    | L    | L   | L/H | Bank/col | Valid  | 3     |
| BURST TERMINATE  | L   | Н    | Н    | L   | Χ   | Х        | Active | 4     |
| PRECHARGE (Deactivate row in bank or banks)            | L   | L    | Н    | L   | Χ   | Code     | Х      | 5     |
| AUTO REFRESH or SELF REFRESH (enter self refresh mode) | L   | L    | L    | Н   | Χ   | Х        | Х      | 6, 7  |
| LOAD MODE REGISTER                                     | L   | L    | L    | L   | Χ   | Op-code  | Х      | 8     |
| Write enable/output enable                             | Х   | Χ    | Χ    | Χ   | L   | Х        | Active | 9     |
| Write inhibit/output High-Z                            | Х   | Χ    | Χ    | Х   | Н   | Х        | High-Z | 9     |

Notes: 1. CKE is HIGH for all commands shown except SELF REFRESH.

- 2. A[0:n] provide row address (where An is the most significant address bit), BAO and BA1 determine which bank is made active.
- 3. A[0:i] provide column address (where i = the most significant column address for a given device configuration). A10 HIGH enables the auto precharge feature (nonpersistent), while A10 LOW disables the auto precharge feature. BA0 and BA1 determine which bank is being read from or written to.
- 4. The purpose of the BURST TERMINATE command is to stop a data burst, thus the command could coincide with data on the bus. However, the DQ column reads a "Don't Care" state to illustrate that the BURST TERMINATE command can occur when there is no data present.
- 5. A10 LOW: BA0, BA1 determine the bank being precharged. A10 HIGH: all banks pre-charged and BA0, BA1 are "Don't Care."
- 6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
- 7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 8. A[11:0] define the op-code written to the mode register.
- 9. Activates or deactivates the DQ during WRITEs (zero-clock delay) and READs (two-clock delay).

### **COMMAND INHIBIT**

The COMMAND INHIBIT function prevents new commands from being executed by the device, regardless of whether the CLK signal is enabled. The device is effectively de-selected. Operations already in progress are not affected.



### **NO OPERATION (NOP)**

The NO OPERATION (NOP) command is used to perform a NOP to the selected device (CS# is LOW). This prevents unwanted commands from being registered during idle or wait states. Operations already in progress are not affected.


### LOAD MODE REGISTER (LMR)

The mode registers are loaded via inputs A[*n:0*] (where A*n* is the most significant ad-dress term), BA0, and BA1(see Mode Register (page 35)). The LOAD MODE REGISTER command can only be issued when all banks are idle and a subsequent executable command cannot be issued until <sup>t</sup>MRD is met.

### **ACTIVE**

The ACTIVE command is used to activate a row in a particular bank for a subsequent access. The value on the BA0, BA1 inputs selects the bank, and the address provided selects the row. This row remains active for accesses until a PRECHARGE command is is-sued to that bank. A PRECHARGE command must be issued before opening a different row in the same bank.

Figure 7: ACTIVE Command






### **READ**

The READ command is used to initiate a burst read access to an active row. The values on the BA0 and BA1 inputs select the bank; the address provided selects the starting column location. The value on input A10 determines whether auto precharge is used. If au-to precharge is selected, the row being accessed is precharged at the end of the READ burst; if auto precharge is not selected, the row remains open for subsequent accesses. Read data appears on the DQ subject to the logic level on the DQM inputs two clocks earlier. If a given DQM signal was registered HIGH, the corresponding DQ will be High-Z two clocks later; if the DQM signal was registered LOW, the DQ will provide valid data.

Figure 8: READ Command




Note: 1. EN AP = enable auto precharge, DIS AP = disable auto precharge.



### **WRITE**

The WRITE command is used to initiate a burst write access to an active row. The values on the BA0 and BA1 inputs select the bank; the address provided selects the starting column location. The value on input A10 determines whether auto precharge is used. If au-to precharge is selected, the row being accessed is precharged at the end of the write burst; if auto precharge is not selected, the row remains open for subsequent accesses. Input data appearing on the DQ is written to the memory array, subject to the DQM in-put logic level appearing coincident with the data. If a given DQM signal is registered LOW, the corresponding data is written to memory; if the DQM signal is registered HIGH, the corresponding data inputs are ignored and a WRITE is not executed to that byte/column location.

Figure 9: WRITE Command




Note: 1. EN AP = enable auto precharge, DIS AP = disable auto precharge.



### **PRECHARGE**

The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks. The bank(s) will be available for a subsequent row access a specified time (<sup>t</sup>RP) after the PRECHARGE command is issued. Input A10 determines whether one or all banks are to be precharged, and in the case where only one bank is precharged, inputs BA0 and BA1 select the bank. Otherwise BA0 and BA1 are treated as "Don't Care." After a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE commands are issued to that bank.

Figure 10: PRECHARGE Command



### **BURST TERMINATE**

The BURST TERMINATE command is used to truncate either fixed-length or continuous page bursts. The most recently registered READ or WRITE command prior to the BURST TERMINATE command is truncated.



#### REFRESH

#### **AUTO REFRESH**

AUTO REFRESH is used during normal operation of the SDRAM and is analogous to CAS#-BEFORE-RAS# (CBR) refresh in conventional DRAMs. This command is non-persistent, so it must be issued each time a refresh is required. All active banks must be pre-charged prior to issuing an AUTO REFRESH command. The AUTO REFRESH command should not be issued until the minimum <sup>t</sup>RP has been met after the PRECHARGE command, as shown in Bank/Row Activation (page 40).

The addressing is generated by the internal refresh controller. This makes the address bits a "Don't Care" during an AUTO REFRESH command. Regardless of device width, the 512Mb SDRAM requires 8192 AUTO REFRESH cycles every 64ms (commercial and industrial). Providing a distributed AUTO REFRESH command every 7.813µ s (commercial and industrial) will meet the refresh requirement and ensure that each row is refreshed. Alternatively, 8192 AUTO REFRESH commands can be issued in a burst at the minimum cycle rate ( RFC), once every 64ms (commercial and industrial).

#### **SELF REFRESH**

The SELF REFRESH command can be used to retain data in the SDRAM, even if the rest of the system is powered-down. When in the self-refresh mode, the SDRAM retains data without external clocking.

The SELF REFRESH command is initiated like an AUTO REFRESH command except CKE is disabled (LOW). After the SELF REFRESH command is registered, all the inputs to the SDRAM become a "Don't Care" with the exception of CKE, which must remain LOW.

After self refresh mode is engaged, the SDRAM provides its own internal clocking, causing it to perform its own AUTO REFRESH cycles. The SDRAM must remain in self re-fresh mode for a minimum period equal to <sup>t</sup>RAS and may remain in self refresh mode for an indefinite period beyond that.

The procedure for exiting self refresh requires a sequence of commands. First, CLK must be stable (stable clock is defined as a signal cycling within timing constraints specified for the clock pin) prior to CKE going back HIGH. After CKE is HIGH, the SDRAM must have NOP commands issued (a minimum of two clocks) for <sup>t</sup>XSR because time is required for the completion of any internal refresh in progress.

Upon exiting the self-refresh mode, AUTO REFRESH commands must be issued at the specified intervals, as both SELF REFRESH and AUTO REFRESH utilize the row refresh counter.



### **Truth Tables**

Table 14: Truth Table – Current State Bank n, Command to Bank n

Notes 1-6 apply to all parameters and conditions

| Current State             | CS# | RAS# | CAS# | WE# | Command/Action                                    | Notes |
|---------------------------|-----|------|------|-----|---|-------|
| Any                       | Н   | Х    | Χ    | Х   | COMMAND INHIBIT (NOP/continue previous operation) |       |
|                           | L   | Н    | Н    | Н   | NO OPERATION (NOP/continue previous operation)    |       |
| Idle                      | L   | L    | Н    | Н   | ACTIVE (select and activate row)                  |       |
|                           | L   | L    | L    | Н   | AUTO REFRESH                                      | 7     |
|                           | L   | L    | L    | L   | LOAD MODE REGISTER                                | 7     |
|                           | L   | L    | Н    | L   | PRECHARGE   | 8     |
| Row active                | L   | Н    | L    | Н   | READ (select column and start READ burst)         | 9     |
|                           | L   | Н    | L    | L   | WRITE (select column and start WRITE burst)       | 9     |
|                           | L   | L    | Н    | L   | PRECHARGE (deactivate row in bank or banks)       | 10    |
| Read                      | L   | Н    | L    | Н   | READ (select column and start new READ burst)     | 9     |
| (auto precharge disabled) | L   | Н    | L    | L   | WRITE (select column and start WRITE burst)       | 9     |
|                           | L   | L    | Н    | L   | PRECHARGE (truncate READ burst, start PRECHARGE)  | 10    |
|                           | L   | Н    | Н    | L   | BURST TERMINATE                                   | 11    |
| Write                     | L   | Н    | L    | Н   | READ (select column and start READ burst)         | 9     |
| (auto precharge disabled) | L   | Н    | L    | L   | WRITE (select column and start new WRITE burst)   | 9     |
|                           | L   | L    | Н    | L   | PRECHARGE (truncate WRITE burst, start PRECHARGE) | 10    |
|                           | L   | Н    | Н    | L   | BURST TERMINATE                                   | 11    |

Notes: 1. This table applies when  $CKE_{n-1}$  was HIGH and  $CKE_n$  is HIGH (see Table 16 (page 32)) and after  ${}^tXSR$  has been met (if the previous state was self refresh).

- 2. This table is bank-specific, except where noted (for example, the current state is for a specific bank and the commands shown can be issued to that bank when in that state). Exceptions are covered below.
- 3. Current state definitions:

**Idle**: The bank has been precharged, and <sup>t</sup>RP has been met.

**Row active**: A row in the bank has been activated, and <sup>t</sup>RCD has been met. No data bursts/accesses and no register accesses are in progress.

**Read**: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

**Write**: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

4. The following states must not be interrupted by a command issued to the same bank. COMMAND INHIBIT or NOP commands, or supported commands to the other bank should be issued on any clock edge occurring during these states. Supported commands to any other bank are determined by the bank's current state and the conditions described in this and the following table.

**Precharging:** Starts with registration of a PRECHARGE command and ends when <sup>t</sup>RP is met. After <sup>t</sup>RP is met, the bank will be in the idle state.

**Row activating**: Starts with registration of an ACTIVE command and ends when <sup>T</sup>RCD is met. After <sup>T</sup>RCD is met, the bank will be in the row active state.

# AS4C32M16SM



**Read with auto precharge enabled**: Starts with registration of a READ command with auto precharge enabled and ends when RP has been met. After RP is met, the bank will be in the idle state.

**Write with auto precharge enabled**: Starts with registration of a WRITE command with auto precharge enabled and ends when <sup>t</sup>RP has been met. After <sup>t</sup>RP is met, the bank will be in the idle state.

5. The following states must not be interrupted by any executable command; COMMAND INHIBIT or NOP commands must be applied on each positive clock edge during these states.

**Refreshing**: Starts with registration of an AUTO REFRESH command and ends when <sup>t</sup>RFC is met. After <sup>t</sup>RFC is met, the device will be in the all banks idle state.

**Accessing mode register**: Starts with registration of a LOAD MODE REGISTER command and ends when MRD has been met. After MRD is met, the device will be in the all banks idle state.

**Precharging all**: Starts with registration of a PRECHARGE ALL command and ends when <sup>t</sup>RP is met. After <sup>t</sup>RP is met, all banks will be in the idle state.

- 6. All states and sequences not shown are illegal or reserved.
- 7. Not bank specific; requires that all banks are idle.
- 8. Does not affect the state of the bank and acts as a NOP to that bank.
- 9. READs or WRITEs listed in the Command/Action column include READs or WRITEs with auto precharge enabled and READs or WRITEs with auto precharge disabled.
- 10. May or may not be bank specific; if all banks need to be precharged, each must be in a valid state for precharging.
- 11. Not bank-specific; BURST TERMINATE affects the most recent READ or WRITE burst, regardless of bank.



### Table 15: Truth Table - Current State Bank n, Command to Bank m

Notes 1-6 apply to all parameters and conditions

| Current State              | CS# | RAS# | CAS# | WE# | Command/Action                                    | Notes    |
|----------------------------|-----|------|------|-----|---|----------|
| Any                        | Н   | Х    | Х    | Х   | COMMAND INHIBIT (NOP/continue previous operation) |          |
|                            | L   | Н    | Н    | Н   | NO OPERATION (NOP/continue previous operation)    |          |
| Idle                       | Х   | Х    | Х    | Х   | Any command otherwise supported for bank <i>m</i> |          |
| Row activating, active, or | L   | L    | Н    | Н   | ACTIVE (select and activate row)                  |          |
| precharging                | L   | Н    | L    | Н   | READ (select column and start READ burst)         | 7        |
|                            | L   | Н    | L    | L   | WRITE (select column and start WRITE burst)       | 7        |
|                            | L   | L    | Н    | L   | PRECHARGE   |          |
| Read                       | L   | L    | Н    | Н   | ACTIVE (select and activate row)                  |          |
| (auto precharge disabled)  | L   | Н    | L    | Н   | READ (select column and start new READ burst)     | 7, 10    |
|                            | L   | Н    | L    | L   | WRITE (select column and start WRITE burst)       | 7, 11    |
|                            | L   | L    | Н    | L   | PRECHARGE   | 9        |
| Write                      | L   | L    | Н    | Н   | ACTIVE (select and activate row)                  |          |
| (auto precharge disabled)  | L   | Н    | L    | Н   | READ (select column and start READ burst)         | 7, 12    |
|                            | L   | Н    | L    | L   | WRITE (select column and start new WRITE burst)   | 7, 13    |
|                            | L   | L    | Н    | L   | PRECHARGE   | 9        |
| Read                       | L   | L    | Н    | Н   | ACTIVE (select and activate row)                  |          |
| (with auto precharge)      | L   | Н    | L    | Н   | READ (select column and start new READ burst)     | 7, 8, 14 |
|                            | L   | Н    | L    | L   | WRITE (select column and start WRITE burst)       | 7, 8, 15 |
|                            | L   | L    | Н    | L   | PRECHARGE   | 9        |
| Write                      | L   | L    | Н    | Н   | ACTIVE (select and activate row)                  |          |
| (with auto precharge)      | L   | Н    | L    | Н   | READ (select column and start READ burst)         | 7, 8, 16 |
|                            | L   | Н    | L    | L   | WRITE (select column and start new WRITE burst)   | 7, 8, 17 |
|                            | L   | L    | Н    | L   | PRECHARGE   | 9        |

Notes: 1. This table applies when CKE<sub>n-1</sub> was HIGH and CKE<sub>n</sub> is HIGH (Table 16 (page 32)), and after <sup>t</sup>XSR has been met (if the previous state was self refresh).

- 2. This table describes alternate bank operation, except where noted; for example, the current state is for bank *n* and the commands shown can be issued to bank *m*, assuming that bank *m* is in such a state that the given command is supported. Exceptions are covered below.
- 3. Current state definitions:

**Idle**: The bank has been precharged, and  ${}^{t}RP$  has been met.

**Row active**: A row in the bank has been activated, and <sup>1</sup>RCD has been met. No data bursts/accesses and no register accesses are in progress.

**Read**: A READ burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.

**Write**: A WRITE burst has been initiated, with auto precharge disabled, and has not yet terminated or been terminated.