



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



**Revision History AS4C32M32MD1 - 90-ball FBGA PACKAGE**

Revision	Details	Date
Rev 1.0	Preliminary datasheet	September 2014

## 32M x 32 bit MOBILE DDR Synchronous DRAM (SDRAM)

**Confidential**

**Advanced (Rev. 1.0, Sep. /2014)**

### Feature

- 4 banks x 8M x 32 organization
- Data Mask for Write Control (DM)
- Four Banks controlled by BA0 & BA1
- Programmable CAS Latency: 2, 3
- Programmable Wrap Sequence: Sequential or Interleave
- Programmable Burst Length:  
2, 4, 8, 16 for Sequential Type  
2, 4, 8, 16 for Interleave Type
- Automatic and Controlled Precharge Command
- Power Down Mode
- Auto Refresh and Self Refresh
- Refresh Interval: 8192 cycles/64ms
- Available in 90-ball BGA
- Double Data Rate (DDR)
- Bidirectional Data Strobe (DQS) for input and output data, active on both edges
- Differential clock inputs CLK and /CLK
- Power Supply 1.7V - 1.95V
- Drive Strength (DS) Option: Full, 1/2, 1/4, 3/4
- Auto Temperature-Compensated Self Refresh (Auto TCSR)
- Partial-Array Self Refresh (PASR) Option: Full, 1/2, 1/4, 1/8, 1/16
- Deep Power Down (DPD) mode
- Operating Temperature Range
  - Commercial -25°C to 85°C (Extended)
  - Industrial -40°C to 85°C

### Description

The AS4C32M32MD1 is a four bank mobile DDR DRAM organized as 4 banks x 8M x 32. It achieves high speed data transfer rates by employing a chip architecture that pre-fetches multiple bits and then synchronizes the output data to a system clock.

All of the controls, address, circuits are synchronized with the positive edge of an externally supplied clock. I/O transactions are possible on both edges of DQS.

Operating the four memory banks in an interleaved fashion allows random access operation to occur at a higher rate than is possible with standard DRAMs. A sequential and gapless data rate is possible depending on burst length, CAS latency and speed grade of the device.

Additionally, the device supports low power saving features like PASR, Auto-TCSR, DPD as well as options for different drive strength. It's ideally suitable for mobile application.


**Table 1. Speed Grade Information**

Speed Grade – Data rate	Clock Frequency	CAS Latency	t <sub>RCD</sub> (ns)	t <sub>RP</sub> (ns)
400Mbps (max)	200 MHz (max)	3	15	15

**Table 2 – Ordering Information for ROHS Compliant Products**


Product part No	Org	Temperature	Package
AS4C32M32MD1-5BCN	32M x 32	Commercial - 25°C to 85°C (Extended)	90-ball BGA
AS4C32M32MD1-5BIN	32M x 32	Industrial -40°C to 85°C	90-ball BGA

## Block Diagram (32M x 32)





### 32MX32 90 BALL BGA CONFIGURATION



### Top View

90Ball(6X15)CSP						
	1	2	3	7	8	9
A	VSS	DQ31	VSSQ	VDDQ	DQ16	VDD
B	VDDQ	DQ29	DQ30	DQ17	DQ18	VSSQ
C	VSSQ	DQ27	DQ28	DQ19	DQ20	VDDQ
D	VDDQ	DQ25	DQ26	DQ21	DQ22	Test <sup>2</sup>
E	VSSQ	DQS3	DQ24	DQ23	DQS2	VDDQ
F	VDD	DM3	NC	A13 <sup>1</sup>	DM2	VSS
G	CKE	CK	$\overline{CK}$	$\overline{WE}$	$\overline{CAS}$	$\overline{RAS}$
H	A9	A11	A12	$\overline{CS}$	BA0	BA1
J	A6	A7	A8	A10/AP	A0	A1
K	A4	DM1	A5	A2	DM0	A3
L	VSSQ	DQS1	DQ8	DQ7	DQS0	VDDQ
M	VDDQ	DQ9	DQ10	DQ5	DQ6	VSSQ
N	VSSQ	DQ11	DQ12	DQ3	DQ4	VDDQ
P	VDDQ	DQ13	DQ14	DQ1	DQ2	VSSQ
R	VSS	DQ15	VSSQ	VDDQ	DQ0	VDD

Note 1: A13 is only available for reduced page-size configuration.

Note 2: Test m must be tied to VSS or VSSQ in normal operations.

### Pin Names

CLK, $\overline{CLK}$	Differential Clock Input
CKE	Clock Enable
$\overline{CS}$	Chip Select
$\overline{RAS}$	Row Address Strobe
$\overline{CAS}$	Column Address Strobe
$\overline{WE}$	Write Enable
DQS0, DQS1, DQS2, DQS3	Data Strobe (Bidirectional)
A <sub>0</sub> -A <sub>13</sub>	Address Inputs

BA0, BA1	Bank Select
DQ <sub>0</sub> -DQ <sub>31</sub>	Data Input/Output
DM0, DM1, DM3, DM3	Data Mask
V <sub>DD</sub>	Power (1.7V - 1.95V)
V <sub>SS</sub>	Ground
V <sub>DDQ</sub>	Power for I/O's (1.7V - 1.95V)
V <sub>SSQ</sub>	Ground for I/O's
NC	No Connect

## Signal Pin Description

Pin	Type	Signal	Polarity	Function
CLK $\overline{\text{CLK}}$	Input	Pulse	Positive Edge	The system clock input. All inputs except DQs and DMs are sampled on the rising edge of CLK.
CKE	Input	Level	Active High	Activates the CLK signal when high and deactivates the CLK signal when low, thereby initiates either the Power Down mode, Suspend mode, or the Self Refresh mode.
$\overline{\text{CS}}$	Input	Pulse	Active Low	$\overline{\text{CS}}$ enables the command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
$\overline{\text{RAS}}$ , $\overline{\text{CAS}}$ $\overline{\text{WE}}$	Input	Pulse	Active Low	When sampled at the positive rising edge of the clock, $\overline{\text{CAS}}$ , $\overline{\text{RAS}}$ , and $\overline{\text{WE}}$ define the command to be executed by the SDRAM.
A0 - A13	Input	Level	—	<p>During a Bank Activate command cycle, A0-A12 defines the row address (RA0-RA12) and A0-A13 defines the row address (RA0-RA13) for 32Mx32 reduced page size when sampled at the rising clock edge.</p> <p>During a Read or Write command cycle, A0-A9 defines the column address (CA0-CA9) and A0-A8 defines the column address (CA0-CA8) for 32Mx32 reduced page size when sampled at the rising clock edge.</p> <p>In addition to the column address, A10 is used to invoke autoprecharge operation at the end of the burst read or write cycle. If A10 is high, autoprecharge is selected and BA0, BA1 defines the bank to be precharged. If A10 is low, autoprecharge is disabled.</p> <p>During a Precharge command cycle, A10(=AP) is used in conjunction with BA0 and BA1 to control which bank(s) to precharge. If A10 is high, all four banks will be precharged simultaneously regardless of state of BA0 and BA1.</p>
DQx	Input/ Output	Level		Data Input/Output pins operate in the same manner as conventional DRAMs.
BA0, BA1	Input	Level	—	Selects which bank is to be active.
LDQS, UDQS (DQS0~3)	Input/ Output	Level	—	Data Input/Output are synchronous edges of the DQS. LDQS for DQ0-DQ7, UDQS for DQ8-DQ15 in 32Mx16. DQS0 for DQ0-DQ7, DQS1 for DQ8-DQ15, and DQS2 for DQ16-DQ23, DQS3 for DQ24-DQ31 in 16Mx32. Active on both edges for data input/output. Center aligned to input data and edge aligned to output data.
UDM, LDM (DM0~3)	Input	Pulse	Active High	In Write mode, DQM has a latency of zero and operates as a word mask by allowing input data to be written if it is low but blocks the write operation if it is high. If it's high, LDM corresponds to DQ0-DQ7, and UDM corresponds to data on DQ8-DQ15 in 32Mx16. DM0 corresponds to DQ0-DQ7, DM1 corresponds to data on DQ8-DQ15, DM2 corresponds to DQ16-DQ23, and DM3 corresponds to data on DQ24-DQ31 in 16Mx32.
VDD, VSS	Supply			Power and ground for the input buffers and the core logic.
VDDQ VSSQ	Supply	—	—	Isolated power supply and ground for the output buffers to provide improved noise immunity.
NC	Input	—	—	No connect.


### Mode Register Set

The mode register stores the data for controlling the various operating modes of the mobile DDR, includes CAS latency, addressing mode, burst length, test mode, and various vendor specific options. The default value of the mode register is not defined. Therefore the mode register must be written after power up to operate the mobile DDR. The device should be activated with the CKE already high prior to writing into the Mode Register. The Mode Register is written by using the MRS command. The state of the address signals registered in the same cycle as MRS command is written in the mode register. The value can be changed as long as all banks are in the idle state.

The mode register is divided into various fields depending on functionality. The burst length uses A2.. A0, CAS latency (read latency from column address) uses A6.. A4. BA0 must be set to low for normal operation. A9.. A12 is reserved for future use.

BA1 selects Extended Mode Register Setup operation when set to 1. Refer to the table for specific codes for various burst length, addressing modes and CAS latencies.


### Mode Register Bitmap



## EMRS

The Extended Mode Register is responsible for setting the Drive strength options and Partial array Self Refresh. The EMRS can be programmed by performing a normal Mode Register Setup operation and setting the BA1=1 and BA0=0. In order to save power consumption, the mobile DDR SDRAM has five (PASR) options: Full array, 1/2, 1/4, 3/4 of Full Array. Additionally, the device has internal temperature sensor to control self refresh cycle automatically according to the two temperature range; Max. 45 deg C, and Max. 85 deg C. This is the device internal Temperature Compensated Self Refresh(TCSR). The device has four drive strength options: Full, 1/2, 1/4, 3/4.

### Extended Mode Register Set





## Signal and Timing Description

### General Description

The 1Gbit mobile DDR is a 128M byte mobile DDR SDRAM. It consists of four banks. Each bank is organized as 8192 rows x 1024 columns x 32 bits.

Read and Write accesses are burst oriented. Accesses begin with the registration of an Activate command, which is then followed by a Read or Write command. The address bits registered coincident with the Activate command are used to select the bank and the row to be accessed. BA1 and BA0 select the bank, address bits A13.. A0 select the row. Address bits A9.. A0 registered coincident with the Read or Write command are used to select the starting column location for the burst access.

The regular Single Data Rate SDRAM read and write cycles only use the rising edge of the external clock input. For the mobile SDRAM the special signals DQSx (Data Strobe) are used to mark the data valid window. During read bursts, the data valid window coincides with the high or low level of the DQSx signals. During write bursts, the DQSx signal marks the center of the valid data window. Data is available at every rising and falling edge of DQSx, therefore the data transfer rate is doubled.

For Read accesses, the DQSx signals are aligned to the clock signal CLK.

### Special Signal Description

#### Clock Signal


The mobile DDR operates with a differential clock (CLK and  $\overline{\text{CLK}}$ ) input. CLK is used to latch the address and command signals. Data input and DMx signals are latched with DQSx. The minimum and maximum clock cycle time is defined by  $t_{\text{CK}}$ .

The minimum and maximum clock duty cycle are specified using the minimum clock high time  $t_{\text{CH}}$  and the minimum clock low time  $t_{\text{CL}}$  respectively.

#### Command Inputs and Addresses

Like single data rate SDRAMs, each combination of  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  and  $\overline{\text{WE}}$  input in conjunction with  $\overline{\text{CS}}$  input at a rising edge of the clock determines a mobile DDR command.

Command and Address Signal Timing



## Data Strobe and Data Mask

### Operation at Burst Reads

The Data Strobes provide a 3-state output signal to the receiver circuits of the controller during a read burst. The data strobe signal goes 1 clock cycle low before data is driven by the mobile DDR and then toggles low to high and high to low till the end of the burst. CAS latency is specified to the first low to high transition. The edges of the Output Data signals and the edges of the data strobe signals during a read are nominally coincident with edges of the input clock.

The tolerance of these edges is specified by the parameters  $t_{AC}$  and  $t_{DQSCK}$  and is referenced to the crossing point of the CLK and /CLK signal. The  $t_{DQSQ}$  timing parameter describes the skew between the data strobe edge and the output data edge.


The following table summarizes the mapping of LDQS, UDQS(DQS0 ~ DQS3) and LDM, UDM(DM0 ~ DM3) signals to the data bus.

### Mapping of DQS0~DQS3 and DM0~DM3

Data strobe signal	Data mask signal	Controlled data bus
LDQS, DQS0	LDM, DM0	DQ7 .. DQ0
UDQS, DQS1	UDM, DM1	DQ8 .. DQ15
DQS2	DM2	DQ16 .. DQ23
DQS3	DM3	DQ24 .. DQ31

The minimum time during which the output data is valid is critical for the receiving device. This also applies to the Data Strobe DQS during a read since it is tightly coupled to the output data. The parameters  $t_{QH}$  and  $t_{DQSQ}$  define the minimum output data valid window. Prior to a burst of read data, given that the device is not currently in burst read mode, the data strobe signals transit from Hi-Z to a valid logic low. This is referred to as the data strobe “read preamble”  $t_{RPRE}$ . This transition happens one clock prior to the first edge of valid data.

Once the burst of read data is concluded, given that no subsequent burst read operation is initiated, the data strobe signals transit from a valid logic low to Hi-Z. This is referred to as the data strobe “read postamble”  $t_{RPST}$ .


**Data Output Timing -  $t_{AC}$  and  $t_{DQSK}$** 


- Notes:
1. Commands other than NOP can be valid during this cycle.
  2. DQ transitioning after DQS transitions define  $t_{DQSQ}$  window.
  3. All DQ must transition by  $t_{DQSQ}$  after DQS transitions, regardless of  $t_{AC}$ .
  4.  $t_{AC}$  is the DQ output window relative to CK and is the long-term component of DQ skew.

## Operation at Burst Write


During a write burst, control of the data strobe is driven by the memory controller. The LDQS, UDQS signals are centered with respect to data and data mask. The tolerance of the data and data mask edges versus the data strobe edges during writes are specified by the setup and hold time parameters of data ( $t_{DQSS}$  &  $t_{DQSH}$ ) and data mask ( $t_{DMDQSS}$  &  $t_{DMDQSH}$ ). The input data is masked in the same cycle when the corresponding LDM, UDM signal is high (i.e. the LDM,UDM mask to write latency is zero.)

LDQS, UDQS, LDM, and UDM Timing at Write



Prior to a burst of write data, given that the controller is not currently in burst write mode, the data strobe signal LDQS, UDQS changes from Hi-Z to a valid logic low. This is referred to as the data strobe Write Preamble. Once the burst of write data is concluded, given no subsequent burst write operation is initiated, the data strobe signal LDQS, UDQS transits from a valid logic low to Hi-Z. This is referred to as the data strobe Write Postamble,  $t_{WPST}$ . For mobile DRR data is written with a delay which is defined by the parameter  $t_{DQSS}$ , write latency). This is different than the single data rate SDRAM where data is written in the same cycle as the Write command is issued.

DQS Pre/Postamble at Write




## Power-Up Sequence

The following sequence is highly recommended for Power-Up :

1. Apply power and start clock. Maintain CKE and the other pins are in NOP conditions at the input
2. Apply  $V_{DD}$  before or at the same time as  $V_{DDQ}$ , apply  $V_{DDQ}$  before or at the same time as  $V_{REF}$ ,  $V_{TT}$
3. Start clock, maintain stable conditions for 200 us
4. Apply NOP and set CKE to high
5. Apply All Bank Precharge command
6. Issue Auto Refresh command twice and must satisfy minimum  $t_{RFC}$
7. Issue MRS (Mode Register Set command)
8. Issue a EMRS (Extended Mode Register Set command), not necessary


Power Up Sequence



## Mode Register Set Timing



The mobile DDR should be activated with CKE already high prior to writing into the mode register. Two clock cycles are required complete the write operation in the mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state.

Mode Register Set Timing



**Bank Activation Command (ACT)**

The Bank Activation command is initiated by issuing an ACT command at the rising edge of the clock. The mobile DDR has 4 independent banks which are selected by the two Bank select Addresses (BA0, BA1). The Bank Activation command must be applied before any Read or Write operation can be executed. The delay from the Bank Activation command to the first read or write command must meet or exceed the minimum of RAS to CAS delay time ( $t_{RCDRD}$  min. for read commands and  $t_{RCDWR}$  min. for write commands). Once a bank has been activated, it must be precharged before another Bank Activate command can be applied to the same bank. The minimum time interval between interleaved Bank Activate commands (Bank A to Bank B and vice versa) is the Bank to Bank activation delay time ( $t_{RRD}$  min).

*Activate to Read or Write Command Timing (one bank)*

*Activate Bank A to Activate Bank B Timing*





### Precharge Command

This command is used to precharge or close a bank that has been activated. Precharge is initiated by issuing a Precharge command at the rising edge of the clock. The Precharge command can be used to precharge each bank respectively or all banks simultaneously. The Bank addresses BA0 and BA1 select the bank to be precharged. After a Precharge command, the analog delay  $t_{RP}$  has to be met until a new Activate command can be initiated to the same bank.

Table  
Precharge Control

A10/AP	BA1	BA0	Precharged
0	0	0	Bank A Only
0	0	1	Bank B Only
0	1	0	Bank C Only
0	1	1	Bank D Only
1	X	X	All Banks


Precharge Command Timing



## Self Refresh

The Self Refresh mode can be used to retain the data in the mobile DDR if the chip is powered down. To set the mobile DDR into a Self Refreshing mode, a Self Refresh command must be issued and CKE held low at the rising edge of the clock. Once the Self Refresh command is initiated, CKE must stay low to keep the device in Self Refresh mode. During the Self Refresh mode, all of the external control signals are disabled except CKE. The clock is internally disabled during Self Refresh operation to reduce power. An internal timing generator guarantees the self refreshing of the memory content.


Self Refresh timing



### Auto Refresh

The auto refresh function is initiated by issuing an Auto Refresh command at the rising edge of the clock. All banks must be precharged and idle before the Auto Refresh command is applied. No control of the external address pins is required once this cycle has started. All necessary addresses are generated in the device itself. When the refresh cycle has completed, all banks will be in the idle state. A delay between the Auto Refresh command and the next Activate Command or subsequent Auto Refresh Command must be greater than or equal to the  $t_{RFC(min)}$ .


#### Autorefresh timing



### Power Down Mode

The Power Down Mode is entered when CKE is set low and exited when CKE is set high. The CKE signal is sampled at the rising edge of the clock. Once the Power Down Mode is initiated, all of the receiver circuits except CLK and the CKE circuits are gated off to reduce power consumption. All banks can be set to idle state or stay activate during Power Down Mode, but burst activity may not be performed. After exiting from Power Down Mode, at least one clock cycle of command delay must be inserted before starting a new command. During Power Down Mode, refresh operations cannot be performed; therefore, the device cannot remain in Power Down Mode longer than the refresh period ( $t_{REF}$ ) of the device.


#### Power Down Mode timing



### Deep Power Down Mode

The Deep Power Down mode is a unique function with very low standby currents. All internal voltage generators inside the mobile DDR are stopped and all memory data is lost in this mode. To enter the Deep Power Down mode all banks must be precharged.

### Deep Power Down Mode Entry




The deep power down mode has to be maintained for a minimum of 100 $\mu$ s.

### Deep Power Down Exit

The deep power down mode is exited by asserting CKE high.

After the exit, the following sequence is needed to enter a new command :

1. Maintain NOP input conditions for a minimum of 200  $\mu$ s
2. Issue precharge commands for all banks of the device
3. Issue two or more auto refresh commands and satisfy minimum  $t_{RFC}$
4. Issue a mode register set command to initialize the mode register
5. Issue an extended mode register set command to initialize the extended mode register



### **Burst Mode Operation**

Burst mode operation is used to provide a constant flow of data to the memory (write cycle) or from the memory (read cycle). The burst length is programmable and set by address bits A0 - A3 during the Mode Register Setup command. The burst length controls the number of words that will be output after a read command or the number of words to be input after a write command. One word is 32 bits wide. The sequential burst length can be set to 2, 4 or 8 data words.

### *Burst Mode and Sequence*

Burst Length	Starting Column Address			Order of Access within a Burst
	A2	A1	A0	Type = Sequential
2			0	0 - 1
			1	1 - 0
4		0	0	0 - 1 - 2 - 3
		0	1	1 - 2 - 3 - 0
		1	0	2 - 3 - 0 - 1
		1	1	3 - 0 - 1 - 2
8	0	0	0	0 - 1 - 2 - 3 - 4 - 5 - 6 - 7
	0	0	1	1 - 2 - 3 - 4 - 5 - 6 - 7 - 0
	0	1	0	2 - 3 - 4 - 5 - 6 - 7 - 0 - 1
	0	1	1	3 - 4 - 5 - 6 - 7 - 0 - 1 - 2
	1	0	0	4 - 5 - 6 - 7 - 0 - 1 - 2 - 3
	1	0	1	5 - 6 - 7 - 0 - 1 - 2 - 3 - 4
	1	1	0	6 - 7 - 0 - 1 - 2 - 3 - 4 - 5
	1	1	1	7 - 0 - 1 - 2 - 3 - 4 - 5 - 6


*Note: standard interleaved burst mode also available but not specified here.*



## Burst Read Operation: (READ)

The Burst Read operation is initiated by issuing a READ command at the rising edge of the clock after  $t_{RCD}$  from the bank activation. The address inputs (A8.. A0) determine the starting address for the burst. The burst length (2, 4 or 8) must be defined in the Mode Register. The first data after the READ command is available depending on the CAS latency. The subsequent data is clocked out on the rising and falling edge of LDQS, UDQS until the burst is completed. The LDQS, UDQS signals are generated by the mobile DDR during the Burst Read Operation.


Burst Read Operation



### Burst Write Operation (WRITE)

The Burst Write is initiated by issuing a WRITE command at the rising edge of the clock. The address inputs (A8 .. A0) determine starting column address. Data for the first burst write cycle must be applied on the DQ pins on the first rise edge of LDQS, UDQS follow WRITE command. The time between the WRITE command and the first corresponding edge of the data strobe is  $t_{DQSS}$ . The remaining data inputs must be supplied on each subsequent rising and falling edge of the data strobe until the burst length is completed. When the burst has been finished, any additional data supplied to the DQ pins will be ignored.


Burst Write Operation



### Burst Stop Command (BST)

A Burst Stop is initiated by issuing a BURST STOP command at the rising edge of the clock. The Burst Stop Command has the fewest restrictions, making it the easiest method to terminate a burst operation before it has been completed. When the Burst Stop Command is issued during a burst read cycle, read data and LDQS, UDQS go to a high-Z state after a delay which is equal to the CAS latency set in the Mode Register. The Burst Stop latency is equal to the CAS latency CL. The Burst Stop command is not supported during a write burst operation. Burst Stop is also illegal during Read with Auto-Precharge.


Burst Stop for Read




### Data Mask (LDM, UDM) Function

The mobile DDR has a Data Mask function that can be used only during write cycles. When the Data Mask is activated, active high during burst write, the write operation is masked immediately. The LDM, UDM to data-mask latency zero. LDM and UDM can be issued at the rising or negative edge of Data Strobe.

### Data Mask Timing



### Read Concurrent Auto Precharge



### Concurrent Read Auto Precharge Support

Asserted Command	For same Bank			For different Bank		
	T4	T5	T6	T4	T5	T6
READ	NO	NO	NO	NO	YES	YES
READ+AP	YES	YES	NO	NO	YES	YES
ACTIVATE	NO	NO	NO	YES	YES	YES
PRECHARGE	YES	YES	NO	YES	YES	YES

Note: This table is for the case of Burst Length = 4, CAS Latency = 3 and  $t_{WR} = 2$  clocks

When READ with Auto Precharge is asserted, new commands can be asserted at T4, T5 and T6 as shown in Table

An Interrupt of a running READ burst with Auto Precharge i.e. at T4 and T5 to the same bank with another READ+AP command is allowed, it will extend the begin of the internal Precharge operation to the last READ+AP command.


Interrupts of a running READ burst with Auto Precharge i.e. at T4 are not allowed when doing concurrent command to another active bank. ACTIVATE or PRECHARGE commands to another bank are always possible while a READ with Auto Precharge operation is in progress.

### Write with Autoprecharge (WRITEA)

If A8 is high when a Write command is issued, the Write with Auto-Precharge function is performed. The internal precharge begins after the write recovery time  $t_{WR}$  and  $t_{RAS(min)}$  are satisfied.

If a Write with Auto Precharge command is initiated, the mobile DDR automatically enters the precharge operation at the first rising edge of CLK after the last valid edge of DQS (completion of the burst) plus the write recovery time  $t_{WR}$ . Once the precharge operation has started, the bank cannot be reactivated and the new command can not be asserted until the Precharge time ( $t_{RP}$ ) has been satisfied. If  $t_{RAS(min)}$  has not been satisfied yet, an internal interlock will delay the precharge operation until it is satisfied.

### Write Burst with Auto Precharge



Note:  $t_{WR}$  starts at the first rising edge of clock after the last valid edge of the 4 DQSx.

Table  
Concurrent Write Auto Precharge Support

Asserted Command	For same Bank						For different Bank				
	T3	T4	T5	T6	T7	T8	T3	T4	T5	T6	T7
WRITE	NO	NO	NO	NO	NO	NO	NO	YES	YES	YES	YES
WRITE+AP	YES	NO	NO	NO	NO	NO	NO	YES	YES	YES	YES
READ	NO	NO	NO	NO	NO	NO	NO	NO	NO	NO	YES
READ+AP	NO	NO	NO	NO	NO	NO	NO	NO	NO	NO	YES
ACTIVATE	NO	NO	NO	NO	NO	NO	YES	YES	YES	YES	YES
PRECHARGE	NO	NO	NO	NO	NO	NO	YES	YES	YES	YES	YES

When Write with Auto Precharge is asserted, new commands can be asserted at T3.. T8 as shown in Table .

An Interrupt of a running WRITE burst with Auto Precharge i.e. at T3 to the same bank with another WRITE+AP command is allowed as long as the burst is running, it will extend the begin of the internal Precharge operation to the last WRITE+AP command.

Interrupts of a running WRITE burst with Auto Precharge i.e. at T3 are not allowed when doing concurrent WRITES to another active bank. Consecutive WRITE or WRITE+AP bursts (T4.. T7) to other open banks are possible. ACTIVATE or PRECHARGE commands to another bank are always possible while a WRITE with Auto Precharge operation is in progress.