Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email & Skype: info@chipsmall.com Web: www.chipsmall.com
Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

Revision History 8Gb: x4, x8, x16 DDR3L SDRAM
AS4C2GM4D3L– 256 Meg x 4 x 8 banks*
AS4C1G8MD3L– 128 Meg x 8 x 8 banks
AS4C512M16D3L – 64 Meg x 16 x 8 banks

Revision	Details	Date
Rev 1.0	Preliminary datasheet	February 2016
Rev 2.0	Amend Table 1 noted.	June 2016

*** not released yet**

Alliance Memory Inc. 551 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Alliance Memory Inc. reserves the right to change products or specification without notice.

DDR3L SDRAM

AS4C2GM4D3L– 256 Meg x 4 x 8 banks*
AS4C1G8MD3L– 128 Meg x 8 x 8 banks
AS4C512M16D3L – 64 Meg x 16 x 8 banks

Features

- $V_{DD} = V_{DDQ}$ = 1.35V (1.283–1.45V)
- Backward compatible to $V_{DD} = V_{DDQ}$ = 1.5V ±0.075V
  - Supports DDR3L devices to be backward compatible in 1.5V applications
- Differential bidirectional data strobe
- 8*n*-bit prefetch architecture
- Differential clock inputs (CK, CK#)
- 8 internal banks
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Programmable CAS (READ) latency (CL)
- Programmable posted CAS additive latency (AL)
- Programmable CAS (WRITE) latency (CWL)
- Fixed burst length (BL) of 8 and burst chop (BC) of 4 (via the mode register set [MRS])
- Selectable BC4 or BL8 on-the-fly (OTF)
- Self refresh mode
- T_C of 0°C to +95°C
  - 64ms, 8192-cycle refresh at 0°C to +85°C
  - 32ms at +85°C to +95°C
- Self refresh temperature (SRT)
- Automatic self refresh (ASR)
- Write leveling
- Multipurpose register
- Output driver calibration

Options / Marking

Options	Marking
• Configuration	
– 2 Gig x 4	2GM4
– 1 Gig x 8	1GM8
– 512 Meg x 16	512M16
• FBGA package (Pb-free) – x4, x8	
– 78-ball (9mm x 13.2mm)	B
• FBGA package (Pb-free) – x16	
– 96-ball (9mm x 14mm)	B
• Timing – cycle time	
– 938ps @ CL = 14 (DDR3-2133)	-09
– 1.07ns @ CL = 13 (DDR3-1866)	-10
– 1.25ns @ CL = 11 (DDR3-1600)	-12
• Operating temperature	
– Commercial (0°C ≤ T_C ≤ +95°C)	C
– Industrial (–40°C ≤ T_C ≤ +95°C)	I

Key Timing Parameters

Speed Grade	Data Rate (MT/s)	Target ^{t}RCD-^{t}RP-CL	^{t}RCD (ns)	^{t}RP (ns)	CL (ns)
-12	1600	11-11-11	13.75	13.75	13.75

Table 1:Ordering Information

Part Number	Clock Frequency	Data Rate(MT/s)	Power Supply	Package
AS4C2GM4D3L-12BCN*	800 MHz	1600	1.35V (1.283–1.45V)	78-ball (9mm x 13.2mm) FBGA
AS4C2GM4D3L-12BIN*	800 MHz	1600	1.35V (1.283–1.45V)	78-ball (9mm x 13.2mm) FBGA
AS4C1G8MD3L-12BCN	800 MHz	1600	1.35V (1.283–1.45V)	78-ball (9mm x 13.2mm) FBGA
AS4C1G8MD3L-12BIN	800 MHz	1600	1.35V (1.283–1.45V)	78-ball (9mm x 13.2mm) FBGA
AS4C512M16D3L-12BCN	800 MHz	1600	1.35V (1.283–1.45V)	96-ball (9mm x 14mm) FBGA
AS4C512M16D3L-12BIN	800 MHz	1600	1.35V (1.283–1.45V)	96-ball (9mm x 14mm) FBGA

Notes: 1.Alliance Memory Inc will only offer the -12 1.25ns @ CL = 11 (DDR3-1600) option
2.* not released yet

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Table 2: Addressing

Parameter	2 Gig x 4	1 Gig x 8	512 Meg x 16
Configuration	256 Meg x 4 x 8 banks	128 Meg x 8 x 8 banks	64 Meg x 16 x 8 banks
Refresh count	8K	8K	8K
Row address	64K (A[15:0])	64K (A[15:0])	64K (A[15:0])
Bank address	8 (BA[2:0])	8 (BA[2:0])	8 (BA[2:0])
Column address	4K (A[13,11, 9:0])	2K (A[11,9:0])	1K (A[9:0])
Page size	2KB	2KB	2KB

Figure 1: DDR3L Part Numbers



© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Contents

State Diagram 11
Functional Description 12
  Industrial Temperature 12
  General Notes 12
Functional Block Diagrams 14
Ball Assignments and Descriptions 16
Package Dimensions 22
Electrical Specifications 24
  Absolute Ratings 24
  Input/Output Capacitance 25
Thermal Characteristics 26
Electrical Specifications – I_{DD} Specifications and Conditions 27
Electrical Characteristics – 1.35V I_{DD} Specifications 38
Electrical Specifications – DC and AC 39
  DC Operating Conditions 39
  Input Operating Conditions 40
  DDR3L 1.35V AC Overshoot/Undershoot Specification 44
  DDR3L 1.35V Slew Rate Definitions for Single-Ended Input Signals 47
  DDR3L 1.35V Slew Rate Definitions for Differential Input Signals 49
ODT Characteristics 50
  1.35V ODT Resistors 51
  ODT Sensitivity 52
  ODT Timing Definitions 52
Output Driver Impedance 56
  34 Ohm Output Driver Impedance 57
  DDR3L 34 Ohm Driver 58
  DDR3L 34 Ohm Output Driver Sensitivity 59
  DDR3L Alternative 40 Ohm Driver 60
  DDR3L 40 Ohm Output Driver Sensitivity 60
Output Characteristics and Operating Conditions 62
  Reference Output Load 65
  Slew Rate Definitions for Single-Ended Output Signals 65
  Slew Rate Definitions for Differential Output Signals 67
Speed Bin Tables 68
Electrical Characteristics and AC Operating Conditions 73
Command and Address Setup, Hold, and Derating 93
Data Setup, Hold, and Derating 100
Commands – Truth Tables 108
Commands 111
  DESELECT 111
  NO OPERATION 111
  ZQ CALIBRATION LONG 111
  ZQ CALIBRATION SHORT 111
  ACTIVATE 111
  READ 111
  WRITE 112
  PRECHARGE 113
  REFRESH 113
  SELF REFRESH 114
  DLL Disable Mode 115

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Input Clock Frequency Change 119
Write Leveling 121
  Write Leveling Procedure 123
  Write Leveling Mode Exit Procedure 125
Initialization 126
Voltage Initialization / Change 128
  V_{DD} Voltage Switching 129
Mode Registers 130
Mode Register 0 (MR0) 131
  Burst Length 131
  Burst Type 132
  DLL RESET 133
  Write Recovery 133
  Precharge Power-Down (Precharge PD) 134
  CAS Latency (CL) 134
Mode Register 1 (MR1) 135
  DLL Enable/DLL Disable 135
  Output Drive Strength 136
  OUTPUT ENABLE/DISABLE 136
  TDQS Enable 136
  On-Die Termination 137
  WRITE LEVELING 137
  POSTED CAS ADDITIVE Latency 137
Mode Register 2 (MR2) 138
  CAS WRITE Latency (CWL) 139
  AUTO SELF REFRESH (ASR) 139
  SELF REFRESH TEMPERATURE (SRT) 140
  SRT vs. ASR 140
  DYNAMIC ODT 140
Mode Register 3 (MR3) 141
  MULTIPURPOSE REGISTER (MPR) 141
  MPR Functional Description 142
  MPR Register Address Definitions and Bursting Order 143
  MPR Read Predefined Pattern 149
MODE REGISTER SET (MRS) Command 149
ZQ CALIBRATION Operation 150
ACTIVATE Operation 151
READ Operation 153
WRITE Operation 164
  DQ Input Timing 172
PRECHARGE Operation 174
SELF REFRESH Operation 174
Extended Temperature Usage 176
Power-Down Mode 177
RESET Operation 185
On-Die Termination (ODT) 187
  Functional Representation of ODT 187
  Nominal ODT 187
Dynamic ODT 189
  Dynamic ODT Special Use Case 189
  Functional Description 189
Synchronous ODT Mode 195

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

ODT Latency and Posted ODT 195
Timing Parameters 195
ODT Off During READs 198
Asynchronous ODT Mode 200
Synchronous to Asynchronous ODT Mode Transition (Power-Down Entry) 202
Asynchronous to Synchronous ODT Mode Transition (Power-Down Exit) 204
Asynchronous to Synchronous ODT Mode Transition (Short CKE Pulse) 206

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice
Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

List of Figures

Figure 1: DDR3L Part Numbers 2
Figure 2: Simplified State Diagram 11
Figure 3: 2 Gig x 4 Functional Block Diagram 14
Figure 4: 1 Gig x 8 Functional Block Diagram 15
Figure 5: 512 Meg x 16 Functional Block Diagram 15
Figure 6: 78-Ball FBGA – x4, x8 (Top View) 16
Figure 7: 96-Ball FBGA – x16 (Top View) 17
Figure 8: 78-Ball FBGA – x4, x8 (SN) 22
Figure 9: 96-Ball FBGA – x16 (HA) 23
Figure 10: Thermal Measurement Point 26
Figure 11: DDR3L 1.35V Input Signal 43
Figure 12: Overshoot 44
Figure 13: Undershoot 45
Figure 14: V_{IX} for Differential Signals 45
Figure 15: Single-Ended Requirements for Differential Signals 45
Figure 16: Definition of Differential AC-Swing and ^{t}DVAC 46
Figure 17: Nominal Slew Rate Definition for Single-Ended Input Signals 48
Figure 18: DDR3L 1.35V Nominal Differential Input Slew Rate Definition for DQS, DQS# and CK, CK# 49
Figure 19: ODT Levels and I-V Characteristics 50
Figure 20: ODT Timing Reference Load 53
Figure 21: ^{t}AON and ^{t}AOF Definitions 54
Figure 22: ^{t}AONPD and ^{t}AOFPD Definitions 54
Figure 23: ^{t}ADC Definition 55
Figure 24: Output Driver 56
Figure 25: DQ Output Signal 63
Figure 26: Differential Output Signal 64
Figure 27: Reference Output Load for AC Timing and Output Slew Rate 65
Figure 28: Nominal Slew Rate Definition for Single-Ended Output Signals 66
Figure 29: Nominal Differential Output Slew Rate Definition for DQS, DQS# 67
Figure 30: Nominal Slew Rate and ^{t}VAC for ^{t}IS (Command and Address – Clock) 96
Figure 31: Nominal Slew Rate for ^{t}IH (Command and Address – Clock) 97
Figure 32: Tangent Line for ^{t}IS (Command and Address – Clock) 98
Figure 33: Tangent Line for ^{t}IH (Command and Address – Clock) 99
Figure 34: Nominal Slew Rate and ^{t}VAC for ^{t}DS (DQ – Strobe) 104
Figure 35: Nominal Slew Rate for ^{t}DH (DQ – Strobe) 105
Figure 36: Tangent Line for ^{t}DS (DQ – Strobe) 106
Figure 37: Tangent Line for ^{t}DH (DQ – Strobe) 107
Figure 38: Refresh Mode 114
Figure 39: DLL Enable Mode to DLL Disable Mode 116
Figure 40: DLL Disable Mode to DLL Enable Mode 117
Figure 41: DLL Disable ^{t}DQSCK 118
Figure 42: Change Frequency During Precharge Power-Down 120
Figure 43: Write Leveling Concept 121
Figure 44: Write Leveling Sequence 124
Figure 45: Write Leveling Exit Procedure 125
Figure 46: Initialization Sequence 127
Figure 47: V_{DD} Voltage Switching 129
Figure 48: MRS to MRS Command Timing (^{t}MRD) 130
Figure 49: MRS to nonMRS Command Timing (^{t}MOD) 131
Figure 50: Mode Register 0 (MR0) Definitions 132

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Figure 51: READ Latency ... 134
Figure 52: Mode Register 1 (MR1) Definition ... 135
Figure 53: READ Latency (AL = 5, CL = 6) ... 138
Figure 54: Mode Register 2 (MR2) Definition ... 139
Figure 55: CAS WRITE Latency ... 139
Figure 56: Mode Register 3 (MR3) Definition ... 141
Figure 57: Multipurpose Register (MPR) Block Diagram ... 142
Figure 58: MPR System Read Calibration with BL8: Fixed Burst Order Single Readout ... 145
Figure 59: MPR System Read Calibration with BL8: Fixed Burst Order, Back-to-Back Readout ... 146
Figure 60: MPR System Read Calibration with BC4: Lower Nibble, Then Upper Nibble ... 147
Figure 61: MPR System Read Calibration with BC4: Upper Nibble, Then Lower Nibble ... 148
Figure 62: ZQ CALIBRATION Timing (ZQCL and ZQCS) ... 150
Figure 63: Example: Meeting ^{t}RRD (MIN) and ^{t}RCD (MIN) ... 151
Figure 64: Example: ^{t}FAW ... 152
Figure 65: READ Latency ... 153
Figure 66: Consecutive READ Bursts (BL8) ... 155
Figure 67: Consecutive READ Bursts (BC4) ... 155
Figure 68: Nonconsecutive READ Bursts ... 156
Figure 69: READ (BL8) to WRITE (BL8) ... 156
Figure 70: READ (BC4) to WRITE (BC4) OTF ... 157
Figure 71: READ to PRECHARGE (BL8) ... 157
Figure 72: READ to PRECHARGE (BC4) ... 158
Figure 73: READ to PRECHARGE (AL = 5, CL = 6) ... 158
Figure 74: READ with Auto Precharge (AL = 4, CL = 6) ... 158
Figure 75: Data Output Timing – ^{t}DQSQ and Data Valid Window ... 160
Figure 76: Data Strobe Timing – READs ... 161
Figure 77: Method for Calculating ^{t}LZ and ^{t}HZ ... 162
Figure 78: ^{t}RPRE Timing ... 162
Figure 79: ^{t}RPST Timing ... 163
Figure 80: ^{t}WPRE Timing ... 165
Figure 81: ^{t}WPST Timing ... 165
Figure 82: WRITE Burst ... 166
Figure 83: Consecutive WRITE (BL8) to WRITE (BL8) ... 167
Figure 84: Consecutive WRITE (BC4) to WRITE (BC4) via OTF ... 167
Figure 85: Nonconsecutive WRITE to WRITE ... 168
Figure 86: WRITE (BL8) to READ (BL8) ... 168
Figure 87: WRITE to READ (BC4 Mode Register Setting) ... 169
Figure 88: WRITE (BC4 OTF) to READ (BC4 OTF) ... 170
Figure 89: WRITE (BL8) to PRECHARGE ... 171
Figure 90: WRITE (BC4 Mode Register Setting) to PRECHARGE ... 171
Figure 91: WRITE (BC4 OTF) to PRECHARGE ... 172
Figure 92: Data Input Timing ... 173
Figure 93: Self Refresh Entry/Exit Timing ... 175
Figure 94: Active Power-Down Entry and Exit ... 179
Figure 95: Precharge Power-Down (Fast-Exit Mode) Entry and Exit ... 179
Figure 96: Precharge Power-Down (Slow-Exit Mode) Entry and Exit ... 180
Figure 97: Power-Down Entry After READ or READ with Auto Precharge (RDAP) ... 180
Figure 98: Power-Down Entry After WRITE ... 181
Figure 99: Power-Down Entry After WRITE with Auto Precharge (WRAP) ... 181
Figure 100: REFRESH to Power-Down Entry ... 182
Figure 101: ACTIVATE to Power-Down Entry ... 182
Figure 102: PRECHARGE to Power-Down Entry ... 183

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice
Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Figure 103: MRS Command to Power-Down Entry 183
Figure 104: Power-Down Exit to Refresh to Power-Down Entry 184
Figure 105: RESET Sequence 186
Figure 106: On-Die Termination 187
Figure 107: Dynamic ODT: ODT Asserted Before and After the WRITE, BC4 192
Figure 108: Dynamic ODT: Without WRITE Command 192
Figure 109: Dynamic ODT: ODT Pin Asserted Together with WRITE Command for 6 Clock Cycles, BL8 193
Figure 110: Dynamic ODT: ODT Pin Asserted with WRITE Command for 6 Clock Cycles, BC4 194
Figure 111: Dynamic ODT: ODT Pin Asserted with WRITE Command for 4 Clock Cycles, BC4 194
Figure 112: Synchronous ODT 196
Figure 113: Synchronous ODT (BC4) 197
Figure 114: ODT During READs 199
Figure 115: Asynchronous ODT Timing with Fast ODT Transition 201
Figure 116: Synchronous to Asynchronous Transition During Precharge Power-Down (DLL Off) Entry 203
Figure 117: Asynchronous to Synchronous Transition During Precharge Power-Down (DLL Off) Exit 205
Figure 118: Transition Period for Short CKE LOW Cycles with Entry and Exit Period Overlapping 207
Figure 119: Transition Period for Short CKE HIGH Cycles with Entry and Exit Period Overlapping 207

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice
Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

List of Tables

Table 1: Key Timing Parameters 1
Table 2: Addressing 2
Table 3: 78-Ball FBGA – x4, x8 Ball Descriptions 18
Table 4: 96-Ball FBGA – x16 Ball Descriptions 20
Table 5: Absolute Maximum Ratings 24
Table 6: DDR3L Input/Output Capacitance 25
Table 7: Thermal Characteristics 26
Table 8: Timing Parameters Used for I_{DD} Measurements – Clock Units 27
Table 9: I_{DD0} Measurement Loop 28
Table 10: I_{DD1} Measurement Loop 29
Table 11: I_{DD} Measurement Conditions for Power-Down Currents 30
Table 12: I_{DD2N} and I_{DD3N} Measurement Loop 31
Table 13: I_{DD2NT} Measurement Loop 31
Table 14: I_{DD4R} Measurement Loop 32
Table 15: I_{DD4W} Measurement Loop 33
Table 16: I_{DD5B} Measurement Loop 34
Table 17: I_{DD} Measurement Conditions for I_{DD6}, I_{DD6ET}, and I_{DD8} 35
Table 18: I_{DD7} Measurement Loop 36
Table 19: I_{DD} Maximum Limits Die Rev A 38
Table 20: DDR3L 1.35V DC Electrical Characteristics and Operating Conditions 39
Table 21: DDR3L 1.35V DC Electrical Characteristics and Input Conditions 40
Table 22: DDR3L 1.35V Input Switching Conditions – Command and Address 41
Table 23: DDR3L 1.35V Differential Input Operating Conditions (CK, CK# and DQS, DQS#) 42
Table 24: DDR3L Control and Address Pins 44
Table 25: DDR3L 1.35V Clock, Data, Strobe, and Mask Pins 44
Table 26: DDR3L 1.35V – Minimum Required Time ^{t}DVAC for CK/CK#, DQS/DQS# Differential for AC Ringback .46
Table 27: Single-Ended Input Slew Rate Definition 47
Table 28: DDR3L 1.35V Differential Input Slew Rate Definition 49
Table 29: On-Die Termination DC Electrical Characteristics 50
Table 30: 1.35V R_{TT} Effective Impedance 51
Table 31: ODT Sensitivity Definition 52
Table 32: ODT Temperature and Voltage Sensitivity 52
Table 33: ODT Timing Definitions 53
Table 34: DDR3L(1.35V) Reference Settings for ODT Timing Measurements 53
Table 35: DDR3L 34 Ohm Driver Impedance Characteristics 57
Table 36: DDR3L 34 Ohm Driver Pull-Up and Pull-Down Impedance Calculations 58
Table 37: DDR3L 34 Ohm Driver I_{OH}/I_{OL} Characteristics: $V_{DD} = V_{DDQ}$ = DDR3L@1.35V 58
Table 38: DDR3L 34 Ohm Driver I_{OH}/I_{OL} Characteristics: $V_{DD} = V_{DDQ}$ = DDR3L@1.45V 58
Table 39: DDR3L 34 Ohm Driver I_{OH}/I_{OL} Characteristics: $V_{DD} = V_{DDQ}$ = DDR3L@1.283 59
Table 40: DDR3L 34 Ohm Output Driver Sensitivity Definition 59
Table 41: DDR3L 34 Ohm Output Driver Voltage and Temperature Sensitivity 59
Table 42: DDR3L 40 Ohm Driver Impedance Characteristics 60
Table 43: DDR3L 40 Ohm Output Driver Sensitivity Definition 60
Table 44: 40 Ohm Output Driver Voltage and Temperature Sensitivity 61
Table 45: DDR3L Single-Ended Output Driver Characteristics 62
Table 46: DDR3L Differential Output Driver Characteristics 63
Table 47: DDR3L Differential Output Driver Characteristics $V_{OX(AC)}$ 64
Table 48: Single-Ended Output Slew Rate Definition 65
Table 49: Differential Output Slew Rate Definition 67
Table 50: DDR3L-1066 Speed Bins 68

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Table 51: DDR3L-1333 Speed Bins ... 69
Table 52: DDR3L-1600 Speed Bins ... 70
Table 53: DDR3L-1866 Speed Bins ... 71
Table 54: DDR3L-2133 Speed Bins ... 72
Table 55: Electrical Characteristics and AC Operating Conditions ... 73
Table 56: Electrical Characteristics and AC Operating Conditions for Speed Extensions ... 83
Table 57: DDR3L Command and Address Setup and Hold Values 1 V/ns Referenced – AC/DC-Based ... 93
Table 58: DDR3L-800/1066 Derating Values $^{t}IS/^{t}IH$ – AC160/DC90-Based ... 94
Table 59: DDR3L-800/1066/1333/1600 Derating Values for $^{t}IS/^{t}IH$ – AC135/DC90-Based ... 94
Table 60: DDR3L-1866/2133 Derating Values for $^{t}IS/^{t}IH$ – AC125/DC90-Based ... 94
Table 61: DDR3L Minimum Required Time ^{t}VAC Above $V_{IH(AC)}$ (Below $V_{IL[AC]}$) for Valid ADD/CMD Transition .. 95
Table 62: DDR3L Data Setup and Hold Values at 1 V/ns (DQS, DQS# at 2 V/ns) – AC/DC-Based ... 100
Table 63: DDR3L Derating Values for $^{t}DS/^{t}DH$ – AC160/DC90-Based ... 101
Table 64: DDR3L Derating Values for $^{t}DS/^{t}DH$ – AC135/DC90-Based ... 101
Table 65: DDR3L Derating Values for $^{t}DS/^{t}DH$ – AC130/DC90-Based at 2V/ns ... 102
Table 66: DDR3L Minimum Required Time ^{t}VAC Above $V_{IH(AC)}$ (Below $V_{IL(AC)}$) for Valid DQ Transition ... 103
Table 67: Truth Table – Command ... 108
Table 68: Truth Table – CKE ... 110
Table 69: READ Command Summary ... 112
Table 70: WRITE Command Summary ... 112
Table 71: READ Electrical Characteristics, DLL Disable Mode ... 118
Table 72: Write Leveling Matrix ... 122
Table 73: Burst Order ... 133
Table 74: MPR Functional Description of MR3 Bits ... 142
Table 75: MPR Readouts and Burst Order Bit Mapping ... 143
Table 76: Self Refresh Temperature and Auto Self Refresh Description ... 176
Table 77: Self Refresh Mode Summary ... 176
Table 78: Command to Power-Down Entry Parameters ... 177
Table 79: Power-Down Modes ... 178
Table 80: Truth Table – ODT (Nominal) ... 188
Table 81: ODT Parameters ... 188
Table 82: Write Leveling with Dynamic ODT Special Case ... 189
Table 83: Dynamic ODT Specific Parameters ... 190
Table 84: Mode Registers for $R_{TT,nom}$ ... 190
Table 85: Mode Registers for $R_{TT(WR)}$ ... 191
Table 86: Timing Diagrams for Dynamic ODT ... 191
Table 87: Synchronous ODT Parameters ... 196
Table 88: Asynchronous ODT Timing Parameters for All Speed Bins ... 201
Table 89: ODT Parameters for Power-Down (DLL Off) Entry and Exit Transition Period ... 203

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice
Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

State Diagram

Figure 2: Simplified State Diagram



ACT = ACTIVATE
MPR = Multipurpose register
MRS = Mode register set
PDE = Power-down entry
PDX = Power-down exit
PRE = PRECHARGE
PREA = PRECHARGE ALL
READ = RD, RDS4, RDS8
READ AP = RDAP, RDAPS4, RDAPS8
REF = REFRESH
RESET = START RESET PROCEDURE
SRE = Self refresh entry
SRX = Self refresh exit
WRITE = WR, WRS4, WRS8
WRITE AP = WRAP, WRAPS4, WRAPS8
ZQCL = ZQ LONG CALIBRATION
ZQCS = ZQ SHORT CALIBRATION

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Functional Description

DDR3 SDRAM uses a double data rate architecture to achieve high-speed operation. The double data rate architecture is an 8*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write operation for the DDR3 SDRAM effectively consists of a single 8*n*-bit-wide, four-clock-cycle data transfer at the internal DRAM core and eight corresponding *n*-bit-wide, one-half-clock-cycle data transfers at the I/O pins.

The differential data strobe (DQS, DQS#) is transmitted externally, along with data, for use in data capture at the DDR3 SDRAM input receiver. DQS is center-aligned with data for WRITEs. The read data is transmitted by the DDR3 SDRAM and edge-aligned to the data strobes.

The DDR3 SDRAM operates from a differential clock (CK and CK#). The crossing of CK going HIGH and CK# going LOW is referred to as the positive edge of CK. Control, command, and address signals are registered at every positive edge of CK. Input data is registered on the first rising edge of DQS after the WRITE preamble, and output data is referenced on the first rising edge of DQS after the READ preamble.

Read and write accesses to the DDR3 SDRAM are burst-oriented. Accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVATE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVATE command are used to select the bank and row to be accessed. The address bits registered coincident with the READ or WRITE commands are used to select the bank and the starting column location for the burst access.

The device uses a READ and WRITE BL8 and BC4. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

As with standard DDR SDRAM, the pipelined, multibank architecture of DDR3 SDRAM allows for concurrent operation, thereby providing high bandwidth by hiding row precharge and activation time.

A self refresh mode is provided, along with a power-saving, power-down mode.

Industrial Temperature

The industrial temperature (IT) device requires that the case temperature not exceed –40°C or 95°C. JEDEC specifications require the refresh rate to double when T_C exceeds 85°C; this also requires use of the high-temperature self refresh option. Additionally, ODT resistance and the input/output impedance must be derated when T_C is < 0°C or >95°C.

General Notes

- The functionality and the timing specifications discussed in this data sheet are for the DLL enable mode of operation (normal operation).
- Throughout this data sheet, various figures and text refer to DQs as “DQ.” DQ is to be interpreted as any and all DQ collectively, unless specifically stated otherwise.
- The terms “DQS” and “CK” found throughout this data sheet are to be interpreted as DQS, DQS# and CK, CK# respectively, unless specifically stated otherwise.

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

- Complete functionality may be described throughout the document; any page or diagram may have been simplified to convey a topic and may not be inclusive of all requirements.
- Any specific requirement takes precedence over a general statement.
- Any functionality not specifically stated is considered undefined, illegal, and not supported, and can result in unknown operation.
- Row addressing is denoted as A[n:0]. *For example,* 1Gb: n = 12 (x16); 1Gb: n = 13 (x4, x8); 2Gb: n = 13 (x16) and 2Gb: n = 14 (x4, x8); 4Gb: n = 14 (x16); and 4Gb: n = 15 (x4, x8).
- Dynamic ODT has a special use case: when DDR3 devices are architected for use in a single rank memory array, the ODT ball can be wired HIGH rather than routed. Refer to the Dynamic ODT Special Use Case section.
- A x16 device's DQ bus is comprised of two bytes. If only one of the bytes needs to be used, use the lower byte for data transfers and terminate the upper byte as noted:
  - Connect UDQS to ground via 1kΩ* resistor.
  - Connect UDQS# to V_{DD} via 1kΩ* resistor.
  - Connect UDM to V_{DD} via 1kΩ* resistor.
  - Connect DQ[15:8] individually to either V_{SS}, V_{DD}, or V_{REF} via 1kΩ resistors,* or float DQ[15:8].

  *If ODT is used, 1kΩ resistor should be changed to 4x that of the selected ODT.

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Functional Block Diagrams

DDR3 SDRAM is a high-speed, CMOS dynamic random access memory. It is internally configured as an 8-bank DRAM.

Figure 3: 2 Gig x 4 Functional Block Diagram



© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Figure 4: 1 Gig x 8 Functional Block Diagram



Figure 5: 512 Meg x 16 Functional Block Diagram



© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Ball Assignments and Descriptions

Figure 6: 78-Ball FBGA – x4, x8 (Top View)

	1	2	3	4	5	6	7	8	9
A	V_{SS}	V_{DD}	NC				NF, NF/TDQS#	V_{SS}	V_{DD}
B	V_{SS}	V_{SSQ}	DQ0				DM, DM/TDQS	V_{SSQ}	V_{DDQ}
C	V_{DDQ}	DQ2	DQS				DQ1	DQ3	V_{SSQ}
D	V_{SSQ}	NF, DQ6	DQS#				V_{DD}	V_{SS}	V_{SSQ}
E	V_{REFDQ}	V_{DDQ}	NF, DQ4				NF, DQ7	NF, DQ5	V_{DDQ}
F	NC	V_{SS}	RAS#				CK	V_{SS}	NC
G	ODT	V_{DD}	CAS#				CK#	V_{DD}	CKE
H	NC	CS#	WE#				A10/AP	ZQ	NC
J	V_{SS}	BA0	BA2				A15	V_{REFCA}	V_{SS}
K	V_{DD}	A3	A0				A12/BC#	BA1	V_{DD}
L	V_{SS}	A5	A2				A1	A4	V_{SS}
M	V_{DD}	A7	A9				A11	A6	V_{DD}
N	V_{SS}	RESET#	A13				A14	A8	V_{SS}

Notes:
1. Ball descriptions listed in Table 3 (page 18) are listed as “x4, x8” if unique; otherwise, x4 and x8 are the same.
2. A comma separates the configuration; a slash defines a selectable function.
   Example D7 = NF, NF/TDQS#. NF applies to the x4 configuration only. NF/TDQS# applies to the x8 configuration only—selectable between NF or TDQS# via MRS (symbols are defined in Table 3).

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Figure 7: 96-Ball FBGA – x16 (Top View)



Notes:
1. Ball descriptions listed in Table 4 (page 20) are listed as “x4, x8” if unique; otherwise, x4 and x8 are the same.
2. A comma separates the configuration; a slash defines a selectable function. Example D7 = NF, NF/TDQS#. NF applies to the x4 configuration only. NF/TDQS# applies to the x8 configuration only—selectable between NF or TDQS# via MRS (symbols are defined in Table 3).

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Table 3: 78-Ball FBGA – x4, x8 Ball Descriptions

Symbol	Type	Description
A[15:13], A12/BC#, A11, A10/AP, A[9:0]	Input	**Address inputs:** Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to V_{REFCA}. A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4). See the Truth Table – Command section.
BA[2:0]	Input	**Bank address inputs:** BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to V_{REFCA}.
CK, CK#	Input	**Clock:** CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
CKE	Input	**Clock enable:** CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/ disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to V_{REFCA}.
CS#	Input	**Chip select:** CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to V_{REFCA}.
DM	Input	**Input data mask:** DM is an input mask signal for write data. Input data is masked when DM is sampled HIGH along with the input data during a write access. Although the DM ball is input-only, the DM loading is designed to match that of the DQ and DQS balls. DM is referenced to V_{REFDQ}. DM has an optional use as TDQS on the x8.
ODT	Input	**On-die termination:** ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[7:0], DQS, DQS#, and DM for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to V_{REFCA}.
RAS#, CAS#, WE#	Input	**Command inputs:** RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to V_{REFCA}.
RESET#	Input	**Reset:** RESET# is an active LOW CMOS input referenced to V_{SS}. The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH ≥ 0.8 × V_{DD} and DC LOW ≤ 0.2 × V_{DDQ}. RESET# assertion and desertion are asynchronous.

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Table 3: 78-Ball FBGA – x4, x8 Ball Descriptions (Continued)

Symbol	Type	Description
DQ[3:0]	I/O	**Data input/output:** Bidirectional data bus for the x4 configuration. DQ[3:0] are referenced to V_{REFDQ}.
DQ[7:0]	I/O	**Data input/output:** Bidirectional data bus for the x8 configuration. DQ[7:0] are referenced to V_{REFDQ}.
DQS, DQS#	I/O	**Data strobe:** Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
TDQS, TDQS#	Output	**Termination data strobe:** Applies to the x8 configuration only. When TDQS is enabled, DM is disabled, and the TDQS and TDQS# balls provide termination resistance.
V_{DD}	Supply	**Power supply:** 1.35V (1.283–1.45V) / 1.5V ±0.075V (backward compatible).
V_{DDQ}	Supply	**DQ power supply:** 1.35V (1.283–1.45V) /1.5V ±0.075V (backward compatible). Isolated on the device for improved noise immunity.
V_{REFCA}	Supply	**Reference voltage for control, command, and address:** V_{REFCA} must be maintained at all times (including self refresh) for proper device operation.
V_{REFDQ}	Supply	**Reference voltage for data:** V_{REFDQ} must be maintained at all times (excluding self refresh) for proper device operation.
V_{SS}	Supply	Ground.
V_{SSQ}	Supply	**DQ ground:** Isolated on the device for improved noise immunity.
ZQ	Reference	**External reference ball for output drive calibration:** This ball is tied to an external 240Ω resistor (RZQ), which is tied to V_{SSQ}.
NC	–	**No connect:** These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).
NF	–	**No function:** When configured as a x4 device, these balls are NF. When configured as a x8 device, these balls are defined as TDQS#, DQ[7:4].

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Table 4: 96-Ball FBGA – x16 Ball Descriptions

Symbol	Type	Description
A[15:13], A12/BC#, A11, A10/AP, A[9:0]	Input	**Address inputs:** Provide the row address for ACTIVATE commands, and the column address and auto precharge bit (A10) for READ/WRITE commands, to select one location out of the memory array in the respective bank. A10 sampled during a PRECHARGE command determines whether the PRECHARGE applies to one bank (A10 LOW, bank selected by BA[2:0]) or all banks (A10 HIGH). The address inputs also provide the op-code during a LOAD MODE command. Address inputs are referenced to V_{REFCA}. A12/BC#: When enabled in the mode register (MR), A12 is sampled during READ and WRITE commands to determine whether burst chop (on-the-fly) will be performed (HIGH = BL8 or no burst chop, LOW = BC4). See the Truth Table – Command section.
BA[2:0]	Input	**Bank address inputs:** BA[2:0] define the bank to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. BA[2:0] define which mode register (MR0, MR1, MR2, or MR3) is loaded during the LOAD MODE command. BA[2:0] are referenced to V_{REFCA}.
CK, CK#	Input	**Clock:** CK and CK# are differential clock inputs. All control and address input signals are sampled on the crossing of the positive edge of CK and the negative edge of CK#. Output data strobe (DQS, DQS#) is referenced to the crossings of CK and CK#.
CKE	Input	**Clock enable:** CKE enables (registered HIGH) and disables (registered LOW) internal circuitry and clocks on the DRAM. The specific circuitry that is enabled/disabled is dependent upon the DDR3 SDRAM configuration and operating mode. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle),or active power-down (row active in any bank). CKE is synchronous for power-down entry and exit and for self refresh entry. CKE is asynchronous for self refresh exit. Input buffers (excluding CK, CK#, CKE, RESET#, and ODT) are disabled during POWER-DOWN. Input buffers (excluding CKE and RESET#) are disabled during SELF REFRESH. CKE is referenced to V_{REFCA}.
CS#	Input	**Chip select:** CS# enables (registered LOW) and disables (registered HIGH) the command decoder. All commands are masked when CS# is registered HIGH. CS# provides for external rank selection on systems with multiple ranks. CS# is considered part of the command code. CS# is referenced to V_{REFCA}.
LDM	Input	**Input data mask:** LDM is a lower-byte, input mask signal for write data. Lower-byte input data is masked when LDM is sampled HIGH along with the input data during a write access. Although the LDM ball is input-only, the LDM loading is designed to match that of the DQ and DQS balls. LDM is referenced to V_{REFDQ}.
ODT	Input	**On-die termination:** ODT enables (registered HIGH) and disables (registered LOW) termination resistance internal to the DDR3 SDRAM. When enabled in normal operation, ODT is only applied to each of the following balls: DQ[15:0], LDQS, LDQS#, UDQS, UDQS#, LDM, and UDM for the x16; DQ0[7:0], DQS, DQS#, DM/TDQS, and NF/TDQS# (when TDQS is enabled) for the x8; DQ[3:0], DQS, DQS#, and DM for the x4. The ODT input is ignored if disabled via the LOAD MODE command. ODT is referenced to V_{REFCA}.
RAS#, CAS#, WE#	Input	**Command inputs:** RAS#, CAS#, and WE# (along with CS#) define the command being entered and are referenced to V_{REFCA}.

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Table 4: 96-Ball FBGA – x16 Ball Descriptions (Continued)

Symbol	Type	Description
RESET#	Input	**Reset:** RESET# is an active LOW CMOS input referenced to V_{SS}. The RESET# input receiver is a CMOS input defined as a rail-to-rail signal with DC HIGH ≥ 0.8 × V_{DD} and DC LOW ≤ 0.2 × V_{DDQ}. RESET# assertion and desertion are asynchronous.
UDM	Input	**Input data mask:** UDM is an upper-byte, input mask signal for write data. Upper-byte input data is masked when UDM is sampled HIGH along with that input data during a WRITE access. Although the UDM ball is input-only, the UDM loading is designed to match that of the DQ and DQS balls. UDM is referenced to V_{REFDQ}.
DQ[7:0]	I/O	**Data input/output:** Lower byte of bidirectional data bus for the x16 configuration. DQ[7:0] are referenced to V_{REFDQ}.
DQ[15:8]	I/O	**Data input/output:** Upper byte of bidirectional data bus for the x16 configuration. DQ[15:8] are referenced to V_{REFDQ}.
LDQS, LDQS#	I/O	**Lower byte data strobe:** Output with read data. Edge-aligned with read data. Input with write data. Center-aligned to write data.
UDQS, UDQS#	I/O	**Upper byte data strobe:** Output with read data. Edge-aligned with read data. Input with write data. DQS is center-aligned to write data.
V_{DD}	Supply	**Power supply:** 1.35V (1.283–1.45V) / 1.5V ±0.075V (backward compatible).
V_{DDQ}	Supply	**DQ power supply:** 1.35V (1.283–1.45V) / 1.5V ±0.075V (backward compatible). Isolated on the device for improved noise immunity.
V_{REFCA}	Supply	**Reference voltage for control, command, and address:** V_{REFCA} must be maintained at all times (including self refresh) for proper device operation.
V_{REFDQ}	Supply	**Reference voltage for data:** V_{REFDQ} must be maintained at all times (excluding self refresh) for proper device operation.
V_{SS}	Supply	Ground.
V_{SSQ}	Supply	**DQ ground:** Isolated on the device for improved noise immunity.
ZQ	Reference	**External reference ball for output drive calibration:** This ball is tied to an external 240Ω resistor (RZQ), which is tied to V_{SSQ}.
NC	–	**No connect:** These balls should be left unconnected (the ball has no connection to the DRAM or to other balls).

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Package Dimensions

Figure 8: 78-Ball FBGA – x4, x8 (SN)



Notes:
1. All dimensions are in millimeters.
2. Solder ball material: SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Figure 9: 96-Ball FBGA – x16 (HA)



Notes:
1. All dimensions are in millimeters.
2. Solder ball material: SAC302 (96.8% Sn, 3% Ag, 0.2% Cu).

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211

Electrical Specifications

Absolute Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

Table 5: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Notes
V_{DD}	V_{DD} supply voltage relative to V_{SS}	–0.4	1.975	V	1
V_{DDQ}	V_{DD} supply voltage relative to V_{SSQ}	–0.4	1.975	V	
V_{IN}, V_{OUT}	Voltage on any pin relative to V_{SS}	–0.4	1.975	V	
T_C	Operating case temperature – Commercial	0	95	°C	2, 3
	Operating case temperature – Industrial	–40	95	°C	2, 3
T_{STG}	Storage temperature	–55	150	°C	

Notes:
1. V_{DD} and V_{DDQ} must be within 300mV of each other at all times, and V_{REF} must not be greater than 0.6 × V_{DDQ}. When V_{DD} and V_{DDQ} are <500mV, V_{REF} can be ≤300mV.
2. MAX operating case temperature. T_C is measured in the center of the package.
3. Device functionality is not guaranteed if the DRAM device exceeds the maximum T_C during operation.

© 2015 Alliance Memory, Inc. All rights reserved.
Alliance Memory Inc. reserves the right to change products or specification without notice

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070
TEL: (650) 610-6800 FAX: (650) 620-9211