imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Revision History

AS4C64M8D1-66pin TSOPII and 60-ball TFBGA PACKAGE

Revision	Details	Date
Rev 1.0	Preliminary datasheet	May 2015

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211 Alliance Memory Inc. reserves the right to change products or specification without notice



Features

- Fast clock rate: 250/200MHz
- Differential Clock CK & \overline{CK}
- Bi-directional DQS
- DLL enable/disable by EMRS
- Fully synchronous operation
- Internal pipeline architecture
- Four internal banks, 16M x 8-bit for each bank
- Programmable Mode and Extended Mode registers
 - CAS Latency: 2, 2.5, 3
 - Burst length: 2, 4, 8
 - Burst Type: Sequential & Interleaved
- Individual byte write mask control
- DM Write Latency = 0
- Auto Refresh and Self Refresh
- 8192 refresh cycles / 64ms
- Precharge & active power down
- Power supplies: VDD & VDDQ = $2.5V \pm 0.2V$
- Operating Temperature:
 - Commercial (0~70°C)
 - Industrial (-40~85°C)
- Interface: SSTL_2 I/O Interface
- Package: 66 Pin TSOP II, 0.65mm pin pitch - Pb and Halogen free
- Package: 60-Ball, 8x13x1.2 mm (max) TFBGA - Pb free and Halogen Free



Overview

The 512Mb DDR SDRAM is a high-speed CMOS double data rate synchronous DRAM containing 512 Mbits. It is internally configured as a quad 16M x 8-bit DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). Data outputs occur at both rising edges of CK and \overline{CK} . Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command. The device provides programmable Read or Write burst lengths of 2, 4, or 8. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. In addition, 512Mb DDR SDRAM features programmable DLL option. By having a programmable mode register and extended mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth, result in a device particularly well suited to high performance main memory and graphics applications.

Table 1. Ordering Information

Product part No	Org	Temperature	Max Clock (MHz)	Package
AS4C64M8D1-5TCN	64M x 8	Commercial 0°C to 70°C	200	66pin TSOPII
AS4C64M8D1-5TIN	64M x 8	Industrial -40°C to 85°C	200	66pin TSOPII
AS4C64M8D1-5BCN	64M x 8	Commercial 0°C to 70°C	200	60ball FBGA
AS4C64M8D1-5BIN	64M x 8	Industrial -40°C to 85°C	200	60ball FBGA



Figure 1. Pin Assignment (Top View)




Figure 1.1 Ball Assignment (Top View)







Figure 2. Block Diagram





Pin Descriptions

Table 2. Pin Details

input signals are sampled on the crossing of the positive edge of CK and negatived edge of CK. Input and output data is referenced to the crossing) CKE Input Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal. If CK goes low synchronously with clock, the internal clock is suspended from the net clock cycle and the state of output and burst address is forzen as long as the CK remains low. When all banks are in the idle state, deactivating the clock controls th entry to the Power Down and Self Refresh modes. BA0, BA1 Input Bank Activate: BA0 and BA1 define to which bank the BankActivate, Read, Write, GBankPrecharge command is being applied. A0-A12 Input Address Inputs: A0-A12 are sampled during the BankActivate command (ro adfress A0-A12) and Read/Write command (column address A0-A9, A11 with A1 defining Auto Precharge). CS Input Chip Select: CS enables (sampled LOW) and disables (sampled HIGH) th command code. RAS Input Row Address Strobe: The RAS signal defines the operation commands is conjunction with the CAS and WE signals and is latched at the positive edges of CK. When RAS and CS are asserted "LOW" and CAS is asserted "HIGH," the BankActivate command is selected an the bank designated by BA is turned on to the active state. When the WE is asserte "UOW," the Precharge operation. CAS Input Column Address Strobe: The CAS signal defines the operation commands is conjunction with the RAS and CS are asserted "LOW" and CAS is asserted "HOH," eithe bank designated by BA is turned on the active state. When theWE is asserte "UOW," the Precharge operation.	Symbol	Туре	Description
goes low synchronously with clock, the internal clock is subgended from the net clock cycle and the state of output and burst address is frozen as long as the CK remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes. BA0, BA1 Input Bank Activate: BA0 and BA1 define to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied. A0-A12 Input Address Inputs: A0-A12 are sampled during the BankActivate command (ro address A0-A12) and Read/Write command (column address A0-A9, A11 with A1 defining Auto Precharge). CS Input Chip Select: CS enables (sampled LOW) and disables (sampled HIGH) th command decoder. All commands are masked when CS is sampled HIGH, CG provides for external bank selection on systems with multiple banks. It is considere part of the command code. RAS Input Row Address Strobe: The RAS signal defines the operation commands is conjunction with the CAS and WE signals and is latched at the positive edges of CK. When RAS and CS are asserted "LOW" and CAS is asserted "HIGH," either the bankActivate command is selected and the bank designated by BA is surfaced on to the active state. When the WE is asserted "LOW," the Precharge command is selected and the bank designated by BA is surfaced on the active state. When the WE is asserting "CAS" CAS Input Column Address Strobe: The CAS signal defines the operation commands is conjunction with the RAS and WE signals and is latched at the positive edges of CK. When RAS is held "HIGH" and CS is asserted "LOW," the column access is started by asserting CAS "LOW." Then, the Read or Write command i	СК, СК	Input	Differential Clock: CK and \overline{CK} are differential clock inputs. All address and control input signals are sampled on the crossing of the positive edge of CK and negative edge of \overline{CK} . Input and output data is referenced to the crossing of CK and \overline{CK} (both directions of the crossing)
BankPrecharge command is being applied. A0-A12 Input Address Inputs: A0-A12 are sampled during the BankActivate command (ro address A0-A12) and Read/Write command (column address A0-A9, A11 with A1 defining Auto Precharge). CS Input Chip Select: CS enables (sampled LOW) and disables (sampled HIGH) th command decoder. All commands are masked when CS is sampled HIGH. CG provides for external bank selection on systems with multiple banks. It is considere part of the command code. RAS Input Row Address Strobe: The RAS signal defines the operation commands is conjunction with the CAS and WE signals and is latched at the positive edges of CK. When RAS and CS are asserted "LOW" and CAS is asserted "HIGH," eithe the BankActivate command or the Precharge command is selected by the WE signal. When the WE is asserted "HIGH," the BankActivate command is selected an the bank designated by BA is turned on to the active state. When the WE is asserte "LOW", the Precharge command is selected and the bank designated by BA is switched to the idle state after the precharge operation. CAS Input Column Address Strobe: The CAS signal defines the operation commands is conjunction with the RAS and WE signals and is latched at the positive edges of CK. When RAS is held "HIGH" or "LOW". WE Input Write Enable: The WE signal defines the operation command is selected by asserting WE "HIGH" or "LOW". DQS Input / Output Data Strobe: Output with read data, input with write data. Edgealigned with read data, centered in write data. Used to capture write data. DQ0 - DQ7	CKE	Input	Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal. If CKE goes low synchronously with clock, the internal clock is suspended from the next clock cycle and the state of output and burst address is frozen as long as the CKE remains low. When all banks are in the idle state, deactivating the clock controls the entry to the Power Down and Self Refresh modes.
address A0-A12) and Read/Write command (column address A0-A9, A11 with A1 defining Auto Precharge). CS Input Chip Select: CS enables (sampled LOW) and disables (sampled HIGH) th command decoder. All commands are masked when CS is sampled HIGH, Cj provides for external bank selection on systems with multiple banks. It is considere part of the command code. RAS Input Row Address Strobe: The RAS signal defines the operation commands i conjunction with the CAS and WE signals and is latched at the positive edges of CK. When RAS and CS are asserted "LOW" and CAS is asserted "HIGH," eithe the BankActivate command or the Precharge command is selected by the WI signal. When the WE is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the WE is asserted "LOW," the Precharge command is selected and the bank designated by BA is witched to the idle state after the precharge operation. CAS Input Column Address Strobe: The CAS signal defines the operation commands is conjunction with the RAS and WE signals and is latched at the positive edges of CK. When RAS is held "HIGH" or "LOW." WE Input Column Address Strobe: The CAS signal defines the operation commands is started by asserting CAS "LOW." Then, the Read or Write command is selected by asserted "HIGH" or "LOW." WE Input Write Enable: The WE signal defines the operation commands in conjunction with the RAS and CAS signals and is latched at the positive edges of CK. When RAS is held "HIGH" or "LOW." WE Input Data Strobe: Output with read data, input with write data. Edgealigned with read data,	BA0, BA1	Input	Bank Activate: BA0 and BA1 define to which bank the BankActivate, Read, Write, or BankPrecharge command is being applied.
Command decoder. All commands are masked when CS is sampled HIGH. CC provides for external bank selection on systems with multiple banks. It is considered part of the command code. RAS Input Row Address Strobe: The RAS signal defines the operation commands is conjunction with the CAS and WE signals and is latched at the positive edges of CK. When RAS and CS are asserted "LOW" and CAS is asserted "HIGH," eithe the BankActivate command or the Precharge command is selected by the WE signal. When the WE is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the WE is asserte "LOW," the Precharge command is selected and the bank designated by BA is sturned on to the active state. When the WE is asserte "LOW," the Precharge command is selected and the bank designated by BA is suitched to the idle state after the precharge operation. CAS Input Column Address Strobe: The CAS signal defines the operation commands is conjunction with the RAS and WE signals and is latched at the positive edges of CK. When RAS is held "HIGH" and CS is asserted "LOW," the column access is started by asserting CAS "LOW." Then, the Read or Write command is selected by asserting WE "HIGH" or "LOW". WE Input Write Enable: The WE signal defines the operation commands in conjunction with the RAS and CAS signals and is latched at the positive edges of CK. The WE is used to select the BankActivate or Precharge command and Read or Writ command. DQS Input Data Strobe: Output with read data, input with write data. Edgealigned with read data, centered in write data. Used to capture write data. DM Input / Data Input Mask: Input data is masked when DM i	A0-A12	Input	Address Inputs: A0-A12 are sampled during the BankActivate command (row address A0-A12) and Read/Write command (column address A0-A9, A11 with A10 defining Auto Precharge).
Instruction conjunction with the CAS and WE signals and is latched at the positive edges of CK. When RAS and CS are asserted "LOW" and CAS is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the WE signal. When the WE is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the WE is asserted "LOW," the Precharge command is selected and the bank designated by BA is suitched to the idle state after the precharge operation. CAS Input Column Address Strobe: The CAS signal defines the operation commands is conjunction with the RAS and WE signals and is latched at the positive edges of CK. When RAS is held "HIGH" and CS is asserted "LOW," the column access is started by asserting CAS "LOW." Then, the Read or Write command is selected by asserting WE "HIGH" or "LOW". WE Input Write Enable: The WE signal defines the operation commands in conjunction with the RAS and CAS signals and is latched at the positive edges of CK. The WE input is used to select the BankActivate or Precharge command and Read or Write command. DQS Input / Data Strobe: Output with read data, input with write data. Edgealigned with read data, centered in write data. Used to capture write data. DM Input / Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. DQ0 - DQ7 Input / Data Bus: Data Input/output. VDD Supply Power Supply: 2.5V ± 0.2V	CS	Input	Chip Select: \overline{CS} enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when \overline{CS} is sampled HIGH. \overline{CS} provides for external bank selection on systems with multiple banks. It is considered part of the command code.
On Id Conjunction with the RAS and WE signals and is latched at the positive edges of CK. When RAS is held "HIGH" and CS is asserted "LOW," the column access is started by asserting WE "LOW." Then, the Read or Write command is selected by asserting WE "HIGH" or "LOW". WE Input Write Enable: The WE signal defines the operation commands in conjunction with the RAS and CAS signals and is latched at the positive edges of CK. The WE input is used to select the BankActivate or Precharge command and Read or Write command. DQS Input / Output Data Strobe: Output with read data, input with write data. Edgealigned with read data, centered in write data. Used to capture write data. DM Input / Output Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. DQ0 - DQ7 Input / Output Data Bus: Data Input/output. VDD Supply Power Supply: 2.5V ± 0.2V	RAS	Input	Row Address Strobe: The RAS signal defines the operation commands in conjunction with the CAS and WE signals and is latched at the positive edges of CK. When RAS and CS are asserted "LOW" and CAS is asserted "HIGH," either the BankActivate command or the Precharge command is selected by the WE signal. When the WE is asserted "HIGH," the BankActivate command is selected and the bank designated by BA is turned on to the active state. When the WE is asserted "LOW," the Precharge command is selected by BA is switched to the idle state after the precharge operation.
Imput Imput / Output Data Strobe: Output with read data, input with write data. Edgealigned with read data, centered in write data. Used to capture write data. DM Input / Output Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. DQ0 - DQ7 Input / Output Data Bus: Data Input/output. VDD Supply Power Supply: 2.5V ± 0.2V	CAS	Input	Column Address Strobe: The \overline{CAS} signal defines the operation commands in conjunction with the \overline{RAS} and \overline{WE} signals and is latched at the positive edges of CK. When \overline{RAS} is held "HIGH" and \overline{CS} is asserted "LOW," the column access is started by asserting \overline{CAS} "LOW." Then, the Read or Write command is selected by asserting \overline{WE} "HIGH" or "LOW".
Output data, centered in write data. Used to capture write data. DM Input Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle. DQ0 - DQ7 Input / Output Data Bus: Data Input/output. VDD Supply Power Supply: 2.5V ± 0.2V	WE	Input	Write Enable: The \overline{WE} signal defines the operation commands in conjunction with the \overline{RAS} and \overline{CAS} signals and is latched at the positive edges of CK. The \overline{WE} input is used to select the BankActivate or Precharge command and Read or Write command.
DM Input Data Input Mask: Input data is masked when DM is sampled HIGH during a writ cycle. DQ0 - DQ7 Input / Output Data Bus: Data Input/output. VDD Supply Power Supply: 2.5V ± 0.2V	DQS	Input /	Data Strobe: Output with read data, input with write data. Edgealigned with read
DQ0 - DQ7 Input / Output Data Bus: Data Input/output. VDD Supply Power Supply: 2.5V ± 0.2V		Output	data, centered in write data. Used to capture write data.
Output Output VDD Supply Power Supply: 2.5V ± 0.2V	DM	Input	Data Input Mask: Input data is masked when DM is sampled HIGH during a write cycle.
	DQ0 – DQ7		Data Bus: Data Input/output.
Vss Supply Ground	V _{DD}	Supply	Power Supply: 2.5V ± 0.2V
	Vss	Supply	Ground



Vddq	Supply	DQ Power: 2.5V \pm 0.2V. Provide isolated power to DQs for improved noise immunity.
Vssq	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
VREF	Supply	SSTL_2 reference Voltage
NC	-	No Connect: These pins should be left unconnected.



Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CK. Table 3 shows the truth table for the operation commands.

Command	State	CKEn-1	CKEn	DM	BA0.1	A 10	A0-9, 11-12	CS	RAS		WE
BankActivate		H	X	X	V		w address	L	L	Н	Н
BankPrecharge	Any	H	X	X	V	L	X		L	н	L
PrechargeAll	Any	Н	Х	Х	Х	Н	Х	L	L	н	L
Write	Active ⁽³⁾	Н	Х	Х	V	L	Column	L	Н	L	L
Write and AutoPrecharge	Active ⁽³⁾	Н	Х	Х	V	Н	address (A0 ~ A9)	L	н	L	L
Read	Active ⁽³⁾	Н	Х	Х	V	L	Column	L	Н	L	Н
Read and Autoprecharge	Active ⁽³⁾	Н	Х	Х	V	Н	address (A0 ~ A9)	L	н	L	н
Mode Register Set	Idle	Н	Х	Х		OP	code	L	L	L	L
Extended MRS	Idle	Н	Х	Х		OP	code	L	L	L	L
No-Operation	Any	Н	Х	Х	Х	Х	Х	L	Н	Н	Н
Burst Stop	Active ⁽⁴⁾	Н	Х	Х	Х	Х	Х	L	Н	Н	L
Device Deselect	Any	Н	Х	Х	Х	Х	Х	Н	Х	Х	Х
AutoRefresh	Idle	Н	Н	Х	Х	Х	Х	L	L	L	Н
SelfRefresh Entry	Idle	Н	L	Х	Х	Х	Х	L	L	L	Н
SelfRefresh Exit	Idle	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
	(SelfRefresh)							L	Н	Н	Н
Precharge Power Down Mode	Idle	Н	L	Х	Х	Х	Х	Н	Х	Х	Х
Entry								L	Н	Н	Н
Precharge Power Down Mode	Any	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
Exit	(PowerDown)							L	Н	Н	Н
Active Power Down Mode Entry	Active	Н	L	Х	Х	Х	Х	Н	Х	Х	Х
								L	V	V	V
Active Power Down Mode Exit	Any	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
	(PowerDown)							L	Н	Н	Н
Data Input Mask Disable	Active	Н	Х	L	Х	Х	Х	Х	Х	Х	Х
Data Input Mask Enable	Active	Н	X	Н	Х	Х	Х	Х	Х	Х	Х

Table 3. Truth Table (Note (1), (2))

Note: 1. V=Valid data, X=Don't Care, L=Low level, H=High level

2. CKEn signal is input level when commands are provided.

CKEn-1 signal is input level one clock cycle before the commands are provided.

3. These are states of bank designated by BA signal.

4. Device state is 2, 4, and 8 burst operation.



Mode Register Set (MRS)

The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs CAS Latency, Burst Type, and Burst Length to make the DDR SDRAM useful for a variety of applications. The default value of the Mode Register is not defined; therefore the Mode Register must be written by the user. Values stored in the register will be retained until the register is reprogrammed. The Mode Register is written by asserting Low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of address pins A0~A12 and BA0, BA1 in the same cycle in which CS, RAS, CAS and WE are asserted Low is written into the Mode Register. A minimum of two clock cycles, tMRD, are required to complete the write operation in the Mode Register. The Mode Register is divided into various fields depending on functionality. The Burst Length uses A0~A2, Burst Type uses A3, and CAS Latency (read latency from column address) uses A4~A6. A logic 0 should be programmed to all the undefined addresses to ensure future compatibility. Reserved states should not be used to avoid unknown device operation or incompatibility with future versions. Refer to the table for specific codes for various burst lengths, burst types and CAS latencies.




Table 4. Mode Register Bitmap

Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2~A0 pins and selects the Burst Length to be 2, 4, 8.

Table 5. Burst Length

A2	A1	A0	Burst Length
0	0	0	Reserved
0	0	1	2
0	1	0	4
0	1	1	8
1	0	0	Reserved
1	0	1	Reserved
1	1	0	Reserved
1	1	1	Reserved

Confidential



• Addressing Mode Select Field (A3)

The Addressing Mode can be one of two modes, either Interleave Mode or Sequential Mode. Both Sequential Mode and Interleave Mode support burst length of 2, 4 and 8.

Table 6. Addressing Mode

A3	Addressing Mode
0	Sequential
1	Interleave

Burst Definition, Addressing Sequence of Sequential and Interleave Mode
 Table 7. Burst Address ordering

Durret Leventh	S	tart Addres	SS	Convential	lateria eve
Burst Length	A2	A1	A0	Sequential	Interleave
2	Х	Х	0	0, 1	0, 1
2	Х	Х	1	1, 0	1, 0
	Х	0	0	0, 1, 2, 3	0, 1, 2, 3
4	Х	0	1	1, 2, 3, 0	1, 0, 3, 2
4	Х	1	0	2, 3, 0, 1	2, 3, 0, 1
	Х	1	1	3, 0, 1, 2	3, 2, 1, 0
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
0	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CK. The minimum whole value satisfying the following formula must be programmed into this field. $t_{CAC}(min) \leq CAS$ Latency X tck

Table 8. CAS Latency

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	0	0	Reserved
1	0	1	Reserved
1	1	0	2.5 clocks
1	1	1	Reserved

• Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

Table 9. Test Mode

A8	A7	Test Mode
0	0	Normal mode
1	0	DLL Reset



• (BA0, BA1)

Table 10. MRS/EMRS

BA1	BA0	A12 ~ A0
RFU	0	MRS Cycle
RFU	1	Extended Functions (EMRS)

Extended Mode Register Set (EMRS)

The Extended Mode Register Set stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore must be written after power up for proper operation. The Extended Mode Register is written by asserting Low on \overline{CS} RAS, \overline{CAS} , \overline{WE} , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of A0 ~ A12, BA0 and BA1 is written in the mode register in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} going low. The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register. A1 is used for setting driver strength to normal, or weak. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. Refer to the table for specific codes.




Table 11. Extended Mode Register Bitmap



Table 12. Absolute Maximum Rating

Symbol	Item		Rating	Unit
Vin, Vout	Input, Output Volt	age	- 0.5~ VDDQ + 0.5	V
Vdd, Vddq	Power Supply Volt	tage	- 1~3.6	V
_	T _A Ambient Temperature	Commercial	0~70	∞°C
ΙA		Industrial	-40~85	∞°C
Tstg	Storage Temperat	ture	- 55~150	∞°C
TSOLDER	Soldering Tempera	ature	260	°∞∞
PD	Power Dissipation		1	W
los	Short Circuit Output Current		50	mA

Note1: Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

Note2: These voltages are relatived to Vss

Symbol	Parameter	Min.	Max.	Unit
VDD	Power Supply Voltage	2.3	2.7	V
VDDQ	Power Supply Voltage (for I/O Buffer)	2.3	2.7	V
VREF	Input Reference Voltage	0.49 x Vddq	0.51 x Vddq	V
VIH (DC)	Input High Voltage (DC)	V _{REF} + 0.15	Vddq + 0.3	V
Vı∟(DC)	Input Low Voltage (DC)	-0.3	Vref – 0.15	V
Vtt	Termination Voltage	Vref - 0.04	Vref + 0.04	V
VIN (DC)	Input Voltage Level, CK and \overline{CK} inputs	-0.3	Vddq + 0.3	V
VID (DC)	Input Different Voltage, CK and \overline{CK} inputs	0.36	Vddq + 0.6	V
lı	Input leakage current	-2	2	μA
loz	Output leakage current	-5	5	μA
Іон	Output High current (Vout = 1.95V)	-16.2	-	mA
Iol	Output Low current (VOUT = 0.35V)	16.2	-	mA

Note : All voltages are referenced to Vss.

Table 14. Capacitance ($V_{DD} = 2.5V$, f = 1MHz, T_A = 25 °C)

Symbol	Parameter	Min.	Max.	Unit
CIN1	Input Capacitance (CK, \overline{CK})	2	3	pF
CIN2	Input Capacitance (All other input-only pins)	2	3	рF
Cı/o	DQ, DQS, DM Input/Output Capacitance	4	5	рF

Note: These parameters are guaranteed by design, periodically sampled and are not 100% tested



Table 15. D.C. Characteristics ($V_{DD} = 2.5V \pm 0.2V$, $T_A = -40 \sim 85 \circ C$)

Devemptor & Test Candilian		-5	
Parameter & Test Condition	Symbol	Max.	Unit
OPERATING CURRENT: One bank; Active-Precharge; tRC=tRC(min); tCK=tCK(min); DQ,DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles.	IDD0	80	mA
OPERATING CURRENT: One bank; BL=4; reads - Refer to the following page for detailed test conditions	IDD1	90	mA
PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; power-down mode; tCK=tCK(min); CKE = LOW	IDD2P	5	mA
PRECHARGE FLOATING STANDBY CURRENT: CS = HIGH; all banks idle; CKE = HIGH; tCK =tCK(min); address and other control inputs changing once per clock cycle; VIN = VREF for DQ, DQS and DM	IDD2F	35	mA
PRECHARGE QUIET STANDBY CURRENT: CS =HIGH; all banks idle; CKE =HIGH; $tck=tck(min)$ address and other control inputs stable at \geq VIH(min) or \leq VIL (max); VIN = VREF for DQ, DQS and DM	IDD2Q	35	mA
ACTIVE POWER-DOWN STANDBY CURRENT : one bank active; power-down mode; CKE=LOW; tck=tck(min)	IDD3P	20	mA
ACTIVE STANDBY CURRENT : CS =HIGH;CKE=HIGH; one bank active ; tRC=tRC(max);tCK=tCK(min);Address and control inputs changing once per clock cycle; DQ,DQS,and DM inputs changing twice per clock cycle	IDD3N	65	mA
OPERATING CURRENT BURST READ : BL=2; READS; Continuous burst; one bank active; Address and control inputs changing once per clock cycle; tck=tck(min); lout=0mA;50% of data changing on every transfer	IDD4R	130	mA
OPERATING CURRENT BURST Write : BL=2; WRITES; Continuous Burst ;one bank active; address and control inputs changing once per clock cycle; tck=tck(min); DQ,DQS,and DM changing twice per clock cycle; 50% of data changing on every transfer	IDD4W	130	mA
AUTO REFRESH CURRENT : tRC=tRFC(min); tCK=tCK(min)	IDD5	140	mA
SELF REFRESH CURRENT: Self Refresh Mode ; CKE≦ 0.2V;tcκ=tcκ(min)	IDD6	6	mA
BURST OPERATING CURRENT 4 bank operation: Four bank interleaving READs; BL=4;with Auto Precharge; tRC=tRC(min); tCK=tCK(min); Address and control inputs change only during Active, READ, or WRITE command	IDD7	210	mA



Table 16. Electrical Characteristics and Recommended A.C.Operating Condition

 $(V_{DD} = 2.5V \pm 0.2V, T_A = -40 \sim 85 \ ^{\circ}C)$

Cumb al	Parameter		-5		11	Nata
Symbol			Min.	Max.	Unit	Note
		CL = 2	7.5	12	ns	
tск	Clock cycle time	CL = 2.5	6	12	ns	
		CL = 3	5	12	ns	
tсн	Clock high level width		0.45	0.55	tск	
tc∟	Clock low level width		0.45	0.55	tск	
tнр	Clock half period		tclmin or tchmin	-	ns	2
tнz	Data-out-high impedance time from	CK, CK	-	0.7	ns	3
t∟z	Data-out-low impedance time from	СК, <u>СК</u>	-0.7	0.7	ns	3
tdqsck	DQS-out access time from CK, \overline{CK}		-0.6	0.6	ns	
tac	Output access time from CK, \overline{CK}		-0.7	0.7	ns	
toqsq	DQS-DQ Skew		-	0.4	ns	
tRPRE	Read preamble		0.9	1.1	tcĸ	
tRPST	Read postamble		0.4	0.6	tcĸ	
tooss	CK to valid DQS-in		0.72	1.25	tcĸ	
twpres	DQS-in setup time		0	-	ns	4
twpre	DQS Write preamble		0.25	_	tcĸ	
twpst	DQS write postamble		0.4	0.6	tcĸ	5
tDQSH	DQS in high level pulse width		0.35	-	tck	Ŭ
tDQSL	DQS in high level pulse width		0.35	_	tck	
tis	Address and Control input setup time		0.00	_	ns	6
tis tiH	Address and Control input setup time		0.7		ns	6
tDS	· · ·		0.4	_	ns	0
tdu tdh	DQ & DM setup time to DQS		0.4	_	ns	
toн	DQ & DM hold time to DQS		tнр - t _{QHS}		ns	
tRC	DQ/DQS output hold time from DQS		55			
	Row cycle time		70		ns	
tRFC	Refresh row cycle time		40	- 70K	ns	
tRAS	Row active time			701	ns	
tRCD	Active to Read or Write delay		15 15	-	ns	
tRP	Row precharge time		10	-	ns	
tRRD	Row active to Row active delay			-	ns	
twr	Write recovery time		15 2	-	ns	
twrr	Internal Write to Read Command Delay			-	tск	
tmrd	Mode register set cycle time		10	-	ns	7
trefi	Average Periodic Refresh interval		-	7.8	μs	7
txsrd	Self refresh exit to read command delay		200	-	tck	
txsnr	Self refresh exit to non-read command delay		75	-	ns	
tdal.	Auto Precharge write recovery + precharge time		twr+trp	-	ns	
tdipw	DQ and DM input pulse width		1.75	-	ns	
tipw	Control and Address input pulse wid	วเท	2.2	-	ns	
t _{QHS}	Data Hold Skew Factor		-	0.5	ns	
t _{DSS}	DQS falling edge to CK setup time		0.2	-	tcĸ	
t _{DSH}	DQS falling edge hold time from CK		0.2	-	tск	



Table 17. Recommended A.C. Operating Conditions (VDD = 2.5V ±0.2V, TA = -40~85 °C)

Symbol	Parameter	Min.	Max.	Unit
VIH (AC)	Input High Voltage (AC)	Vref + 0.31	-	V
Vı∟(AC)	Input Low Voltage (AC)	-	Vref – 0.31	V
VID (AC)	Input Different Voltage, CK and \overline{CK} inputs	0.7	V _{DDQ} + 0.6	V
Vix (AC)	Input Crossing Point Voltage, CK and \overline{CK} inputs	0.5 x Vddq-0.2	0.5 x V _{DDQ} +0.2	V

Note:


- 1) Enables on-chip refresh and address counters.
- 2) Min(t_{CL}, t_{CH}) refers to ther smaller of the actual clock low time and actual clock high time as provided to the device.
- tHz and tLz transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving(HZ), or begins driving(LZ).
- 4) The specific requirement is that DQS be valid (High, Low, or at some point on a valid transition) on or before this CLK edge. A valid transition is defined as monotonic, and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from High-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from HIGH to LOW at this time, depending on tboss.
- 5) The maximum limit for this parameter is not a device limit. The device will operate with a greater value for this parameter, but system performance (bus turnaround) will degrade accordingly.
- 6) For command/address and CK & \overline{CK} slew rate \geq 1.0V/ns.
- 7) A maximum of eight AUTO REFRESH commands can be posted to any given DDR SDRAM device.
- 8) Power-up sequence is described in Note 10
- 9) A.C. Test Conditions



Table 18. SSTL _2 Interface

Reference Level of Output Signals (VREF)	0.5 x VDDQ
Output Load	Reference to the Test Load
Input Signal Levels	Vref+0.31 V / Vref-0.31 V
Input Signals Slew Rate	1 V/ns
Reference Level of Input Signals	0.5 x VDDQ

Figure 3. SSTL_2 A.C. Test Load



10) Power up Sequence


Power up must be performed in the following sequence.

- 1) Apply power to VDD before or at the same time as VDDQ, VTT and VREF when all input signals are held "NOP" state and maintain CKE "LOW".
- 2) Start clock and maintain stable condition for minimum $200\mu s$.
- 3) Issue a "NOP" command and keep CKE "HIGH"
- 4) Issue a "Precharge All" command.
- 5) Issue EMRS enable DLL.
- 6) Issue MRS reset DLL. (An additional 200 clock cycles are required to lock the DLL).
- 7) Precharge all banks of the device.
- 8) Issue two or more Auto Refresh commands.
- 9) Issue MRS with A8 to low to initialize the mode register.



Timing Waveforms

Figure 4. Activating a Specific Row in a Specific Bank




RA=Row Address BA=Bank Address






Figure 5. tRCD and tRRD Definition








CA=Column Address BA=Bank Address EN AP=Enable Autoprecharge DIS AP=Disable Autoprecharge






Figure 7. Read Burst Required CAS Latencies (CL=2)



DO n=Data Out from column n Burst Length=4 3 subsequent elements of Data Out appear in the programmed order following DO n





Read Burst Required CAS Latencies (CL=2.5)





Read Burst Required CAS Latencies (CL=3)









Figure 8. Consecutive Read Bursts Required CAS Latencies (CL=2)




DO n (or o)=Data Out from column n (or column o) Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device





Consecutive Read Bursts Required CAS Latencies (CL=2.5)




DO n (or o)=Data Out from column n (or column o) Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device





Consecutive Read Bursts Required CAS Latencies (CL=3)



DO n (or o)=Data Out from column n (or column o) Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device



-23-







Figure 9. Non-Consecutive Read Bursts Required CAS Latencies (CL=2)

DO n (or o)=Data Out from column n (or column o) Burst Length=4 3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO o)




Non-Consecutive Read Bursts Required CAS Latencies (CL=2.5)









Non-Consecutive Read Bursts Required CAS Latencies (CL=3)

