imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Revision History AS4C8M16D1A - 66-pin TSOPII PACKAGE

Revision	Details	Date
Rev 1.1Preliminary datasheetJuly 2015		July 2015

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211 Alliance Memory Inc. reserves the right to change products or specification without notice



Features

- Fast clock rate: 200MHz
- Operating temperature:
- Commercial (0~70°C)
- Industrial (-40~85°C)
- Differential Clock CK & CK input
- Bi-directional DQS
- DLL enable/disable by EMRS
- Fully synchronous operation
- Internal pipeline architecture
- Four internal banks, 2M x 16-bit for each bank
- Programmable Mode and Extended Mode registers
- CAS Latency: 2, 2.5, 3
- Burst length: 2, 4, 8
- Burst Type: Sequential & Interleaved
- Individual byte write mask control
- DM Write Latency = 0
- Auto Refresh and Self Refresh
- 4096 refresh cycles / 64ms
- Precharge & active power down
- Power supplies: VDD & VDDQ = $2.5V \pm 0.2V$
- Interface: SSTL_2 I/O Interface
- Package: 66 Pin TSOP II, 0.65mm pin pitch - Pb free and Halogen free

Overview

The **128Mb DDR AS4C8M16D1 SDRAM** is a high-speed CMOS double data rate synchronous DRAM containing 128 Mbits. It is internally configured as a quad 2M x 16 DRAM with a synchronous interface (all signals are registered on the positive edge of the clock signal, CK). Data outputs occur at both rising edges of CK and \overline{CK} .

Read and write accesses to the SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of a BankActivate command which is then followed by a Read or Write command. The DDR SDRAM provides programmable Read or Write burst lengths of 2, 4, or 8. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst sequence. The refresh functions, either Auto or Self Refresh are easy to use. In addition, The DDR SDRAM features programmable DLL option. By having a programmable mode register and extended mode register, the system can choose the most suitable modes to maximize its performance. These devices are well suited for applications requiring high memory bandwidth and high performance.

Product part No	Clock	Temperature	Data Rate	Package
AS4C8M16D1A-5TCN	200MHz	Commercial 0°C to 70°C	400Mbps/pin	66pin TSOPII
AS4C8M16D1A-5TIN	200MHz	Industrial -40°C to 85°C	400Mbps/pin	66pin TSOPII

Table 1. Ordering Information




			•
VDD 🗔	10	66	🔲 vss
	2	65	DQ15
VDDQ 🔛	3	64	🔲 VSSQ
DQ1	4	63	DQ14
DQ2	5	62	DQ13
VSSQ 🗔	6	61	
DQ3	7	60	DQ12
DQ4	8	59	
	9	58	
DQ5	10	57	
	11	56	
VSSQ 🗔	12	55	
DQ7	13	54	
NC 🗔	14	53	
VDDQ 🔛	15	52	🔲 VSSQ
LDQS	16	51	
	17	50	
VDD 🕅	18	49	VREF
NC 🗔	19	48	🔲 vss
LDM 🗔	20	47	UDM 🗌
WE 🗌	21	46	
CAS 🗔	22	45	🗀 ск
RAS 🗔	23	44	🔲 СКЕ
	24	43	
	25	42	
BA0 🗔	26	41	🔲 A11
BA1 🗔	27	40	🔲 A9
A10/AP	28	39	A8
A0 🗔	29	38	🔲 A7
A1 🗔	30	37	□ A6
A2 📃	31	36	□ A5
A3 🗌	32	35	🔲 A4
VDD 📃	33	34	🔲 vss
			-

Figure 1. Pin Assignment (Top View)



Figure 2. Block Diagram





Pin Descriptions

Table 2. Pin Details

CK, \overline{CK} Input Differential Clock: CK, \overline{CK} are driven by the system clock. All SDRAM inputare sampled on the positive edge of CK. Both CK and \overline{CK} increment the interacounter and controls the output registers. CKE Input Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CK signal goes low synchronously with clock, the internal clock is suspended from the necycle and the state of output and burst address is frozen as long as the CKE low. When all banks are in the idle state, deactivating the clock controls the the Power Down and Self Refresh modes. BA0, BA1 Input Bank Activate: BA0 and BA1 define to which bank the BankActivate, Read, BankPrecharge command is being applied. A0-A11 Input Address Inputs: A0-A11 are sampled during the BankActivate comma address A0-A11) and Read/Write command (column address A0-A8 with A10 Auto Precharge). \overline{CS} Input Chip Select: \overline{CS} enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when \overline{CS} is sampled HIGH. \overline{CS} provides for external bank selection on systems with multiple banks. It is considered for external bank selection on systems with multiple banks. It is considered for external bank selection on systems with multiple banks. It is considered for external bank selection on systems with multiple banks.	nal burst . If CKE ext clock remains entry to Write, or Mrite, or defining
goes low synchronously with clock, the internal clock is suspended from the ner cycle and the state of output and burst address is frozen as long as the CKE low. When all banks are in the idle state, deactivating the clock controls the the Power Down and Self Refresh modes.BA0, BA1InputBank Activate: BA0 and BA1 define to which bank the BankActivate, Read, V BankPrecharge command is being applied.A0-A11InputAddress Inputs: A0-A11 are sampled during the BankActivate comma address A0-A11) and Read/Write command (column address A0-A8 with A10 Auto Precharge). \overline{CS} InputChip Select: \overline{CS} enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when \overline{CS} is sampled HIGH. \overline{CS}	ext clock remains entry to Write, or nd (row defining
A0-A11 Input Address Inputs: A0-A11 are sampled during the BankActivate comma address A0-A11) and Read/Write command (column address A0-A8 with A10 Auto Precharge). \overline{CS} Input Chip Select: \overline{CS} enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when \overline{CS} is sampled HIGH. \overline{CS}	nd (row defining
address A0-A11) and Read/Write command (column address A0-A8 with A10 Auto Precharge). CS Input Chip Select: CS enables (sampled LOW) and disables (sampled HIGH) the command decoder. All commands are masked when CS is sampled HIGH. CS	defining
command decoder. All commands are masked when \overline{CS} is sampled HIGH. \overline{CS}	
part of the command code.	dered
RASInputRow Address Strobe: The RAS signal defines the operation common conjunction with the CAS and WE signals and is latched at the positive edge When RAS and CS are asserted "LOW" and CAS is asserted "HIGH," ei BankActivate command or the Precharge command is selected by the WE When the WE is asserted "HIGH," the BankActivate command is selected bank designated by BA is turned on to the active state. When the WE is a switched to the idle state after the precharge operation.	es of CK. ther the signal. and the asserted
CAS Input Column Address Strobe: The CAS signal defines the operation common conjunction with the RAS and WE signals and is latched at the positive edge When RAS is held "HIGH" and CS is asserted "LOW," the column access is by asserting CAS "LOW." Then, the Read or Write command is selected by a WE "HIGH" or "LOW".	es of CK. s started
WEInputWrite Enable: The WE signal defines the operation commands in conjunct the RAS and CAS signals and is latched at the positive edges of CK. The W is used to select the BankActivate or Precharge command and Read o command.	VE input
LDQS, Input / Bidirectional Data Strobe: Specifies timing for Input and Output data. Re	
UDQS Output Strobe is edge triggered. Write Data Strobe provides a setup and hold time and DQM. LDQS is for DQ0~7, UDQS is for DQ8~15.	for data
LDM, Input Data Input Mask: Input data is masked when DM is sampled HIGH during UDM Data Input Masks DQ0-DQ7, UDM masks DQ8-DQ15.) a write
DQ0 - DQ15 Input / Data I/O: The DQ0-DQ15 input and output data are synchronized with positive edges of LDQS and UDQS. The I/Os are byte-maskable during Writes	
VDD Supply Power Supply: +2.5V ± 0.2V	



VSS	Supply	Ground
VDDQ	Supply	DQ Power: +2.5V ± 0.2V. Provide isolated power to DQs for improved noise immunity.
VSSQ	Supply	DQ Ground: Provide isolated ground to DQs for improved noise immunity.
VREF	Supply	Reference Voltage for Inputs: +0.5*V _{DDQ}
NC	_	No Connect: No internal connection, these pins suggest to be left unconnected.



Operation Mode

Fully synchronous operations are performed to latch the commands at the positive edges of CK. Table 3 shows the truth table for the operation commands.

Command	State	CKEn-1	CKEn	DM	BA 0,1	A10	A0-9,11	CS	RAS		WE
BankActivate	Idle ⁽³⁾	Н	Х	Х	V	Row	address	L	L	Н	Н
BankPrecharge	Any	Н	Х	Х	V	L	Х	L	L	Н	L
PrechargeAll	Any	Н	Х	Х	Х	Н	Х	L	L	Н	L
Write	Active ⁽³⁾	Н	Х	Х	V	L	Column address	L	Н	L	L
Write and AutoPrecharge	Active ⁽³⁾	Н	Х	Х	V	Н	(A0 ~ A8)	L	Н	L	L
Read	Active ⁽³⁾	Н	Х	Х	V	L	Column	L	Н	L	Н
Read and Autoprecharge	Active ⁽³⁾	Н	Х	Х	V	Н	address (A0 ~ A8)	L	Н	L	Н
Mode Register Set	Idle	Н	Х	Х		OP co	ode	L	L	L	L
Extended MRS	Idle	Н	Х	Х		OP co	ode	L	L	L	L
No-Operation	Any	Н	Х	Х	Х	Х	Х	L	Н	Н	Н
Burst Stop	Active ⁽⁴⁾	Н	Х	Х	Х	Х	Х	L	Н	Н	L
Device Deselect	Any	Н	Х	Х	Х	х	Х	Н	Х	Х	Х
AutoRefresh	Idle	Н	Н	Х	Х	Х	Х	L	L	L	Н
SelfRefresh Entry	Idle	Н	L	Х	Х	Х	Х	L	L	L	Н
SelfRefresh Exit	Idle	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
	(SelfRefresh)							L	Н	Н	Н
Precharge Power Down Mode	Idle	Н	L	Х	Х	Х	Х	Н	Х	Х	Х
Entry								L	Н	Н	Н
Precharge Power Down Mode	Any	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
Exit	(PowerDown)							L	Н	Н	Н
Active Power Down Mode Entry	Active	Н	L	Х	Х	Х	Х	Н	Х	Х	Х
								L	V	V	V
Active Power Down Mode Exit	Any	L	Н	Х	Х	Х	Х	Н	Х	Х	Х
	(PowerDown)							L	Н	Н	Н
Data Input Mask Disable	Active	н	Х	L	Х	Х	Х	Х	Х	Х	Х
Data Input Mask Enable(5)	Active	Н	Х	Н	Х	Х	Х	Х	Х	Х	Х

Table 3. Truth Table (Note (1), (2))

Note: 1. V=Valid data, X=Don't Care, L=Low level, H=High level

2. CKEn signal is input level when commands are provided.

CKEn-1 signal is input level one clock cycle before the commands are provided.

3. These are states of bank designated by BA signal.

- 4. Device state is 2, 4, and 8 burst operation.
- 5. LDM and UDM can be enabled respectively.



Mode Register Set (MRS)

The Mode Register stores the data for controlling various operating modes of a DDR SDRAM. It programs CAS Latency, Burst Type, and Burst Length to make the DDR SDRAM useful for a variety of applications. The default value of the Mode Register is not defined; therefore the Mode Register must be written by the user. Values stored in the register will be retained until the register is reprogrammed. The Mode Register is written by asserting Low on \overline{CS} , \overline{RAS} , \overline{CAS} , \overline{WE} , BA1 and BA0 (the device should have all banks idle with no bursts in progress prior to writing into the mode register, and CKE should be High). The state of address pins A0~A11 and BA0, BA1 in the same cycle in which \overline{CS} , \overline{RAS} , \overline{CAS} and \overline{WE} are asserted Low is written into the Mode Register. A minimum of two clock cycles, tMRD, are required to complete the write operation in the Mode Register. The Mode Register is divided into various fields depending on functionality. The Burst Length uses A0~A2, Burst Type uses A3, and CAS Latency (read latency from column address) uses A4~A6. A logic 0 should be programmed to all the undefined addresses to ensure future compatibility. Reserved states should not be used to avoid unknown device operation or incompatibility with future versions. Refer to the table for specific codes for various burst lengths, burst types and CAS latencies.




Table 4. Mode Register Bitmap

• Burst Length Field (A2~A0)

This field specifies the data length of column access using the A2 \sim A0 pins and selects the Burst Length to be 2, 4, and 8.

Table 5. Burst Length

A2	A1	A0	Burst Length	
0	0	0	Reserved	
0	0	1	2	
0	1	0	4	
0	1	1	8	
1	0	0	Reserved	
1	0	1	Reserved	
1	1	0	Reserved	
1	1	1	Reserved	



• Addressing Mode Select Field (A3)

The Addressing Mode can be one of two modes, either Interleave Mode or Sequential Mode. Both Sequential Mode and Interleave Mode support burst length of 2, 4, and 8.

Table 6. Addressing Mode

A3	Addressing Mode				
0	Sequential				
1	Interleave				

• Burst Definition, Addressing Sequence of Sequential and Interleave Mode

Table 7. Burst Address ordering

Burst	Sta	art Addre	ess	Sequential	Interleave
Length	A2	A1	A0	Sequential	Interleave
2	Х	Х	0	0, 1	0, 1
2	Х	Х	1	1, 0	1,0
	Х	0	0	0, 1, 2, 3	0, 1, 2, 3
4	Х	0	1	1, 2, 3, 0	1, 0, 3, 2
4	Х	1	0	2, 3, 0, 1	2, 3, 0, 1
	Х	1	1	3, 0, 1, 2	3, 2, 1, 0
	0	0	0	0, 1, 2, 3, 4, 5, 6, 7	0, 1, 2, 3, 4, 5, 6, 7
	0	0	1	1, 2, 3, 4, 5, 6, 7, 0	1, 0, 3, 2, 5, 4, 7, 6
	0	1	0	2, 3, 4, 5, 6, 7, 0, 1	2, 3, 0, 1, 6, 7, 4, 5
8	0	1	1	3, 4, 5, 6, 7, 0, 1, 2	3, 2, 1, 0, 7, 6, 5, 4
0	1	0	0	4, 5, 6, 7, 0, 1, 2, 3	4, 5, 6, 7, 0, 1, 2, 3
	1	0	1	5, 6, 7, 0, 1, 2, 3, 4	5, 4, 7, 6, 1, 0, 3, 2
	1	1	0	6, 7, 0, 1, 2, 3, 4, 5	6, 7, 4, 5, 2, 3, 0, 1
	1	1	1	7, 0, 1, 2, 3, 4, 5, 6	7, 6, 5, 4, 3, 2, 1, 0

• CAS Latency Field (A6~A4)

This field specifies the number of clock cycles from the assertion of the Read command to the first read data. The minimum whole value of CAS Latency depends on the frequency of CK. The minimum whole value satisfying the following formula must be programmed into this field.

 $t_{CAC}(min) \le CAS \text{ Latency X } t_{CK}$

Table 8. CAS Latency

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	Reserved
0	1	0	2 clocks
0	1	1	3 clocks
1	0	0	Reserved
1	0	1	Reserved
1	1	0	2.5 clocks
1	1	1	Reserved



• Test Mode field (A8~A7)

These two bits are used to enter the test mode and must be programmed to "00" in normal operation.

Table 9. Test Mode

A8	A7	Test Mode
0	0	Normal mode
1	0	DLL Reset
Х	1	Test mode

• (BA0, BA1)

Table 10. MRS/EMRS

BA1	BA0	A11 ~ A0
RFU	0	MRS Cycle
RFU	1	Extended Functions (EMRS)

Extended Mode Register Set (EMRS)

The Extended Mode Register Set stores the data for enabling or disabling DLL and selecting output driver strength. The default value of the extended mode register is not defined, therefore must be written after power up for proper operation. The extended mode register is written by asserting low on \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} . The state of A0, A2 ~ A5, A7 ~ A11and BA1 is written in the mode register in the same cycle as \overline{CS} , \overline{RAS} , \overline{CAS} , and \overline{WE} going low. The DDR SDRAM should be in all bank precharge with CKE already high prior to writing into the extended mode register. A1 and A6 are used for setting driver strength to normal, weak or matched impedance. Two clock cycles are required to complete the write operation in the extended mode register. The mode register contents can be changed using the same command and clock cycle requirements during operation as long as all banks are in the idle state. A0 is used for DLL enable or disable. "High" on BA0 is used for EMRS. Refer to the table for specific codes.




Table 11. Extended Mode Register Bitmap



Table 12. Absolute Maximum Rating

Symbol	Item		Rating	
VIN, VOUT	I/O Pins Voltage		<u>-5</u> - 0.5~Vddq + 0.5	V
Vin	VREF and Inputs Voltage		- 1~3.6	V
Vdd, Vddq	Power Supply Voltage		- 1~3.6	V
-	Ambient Temperature	Commercial	0~70	∞C
TA	Ambient Temperature	Industrial	-40~85	∞C
Tstg	Storage Temperature		- 55~150	∞C
PD	Power Dissipation		1	W
los	Short Circuit Output Current		50	mA

Note1: Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage of the devices

Note2: These voltages are relative to Vss

Table 13. Recommended D.C. Operating Conditions (VDD = 2.5V±0.2V, TA = -40~85°C)

Symbol	Parameter	Min.	Max.	Unit
Vdd	Power Supply Voltage	2.3	2.7	V
Vddq	Power Supply Voltage (for I/O Buffer)	2.3	2.7	V
VREF	Input Reference Voltage	0.49 * VDDQ	0.51 * VDDQ	V
VTT	Termination Voltage	Vref - 0.04	Vref + 0.04	V
VIH (DC)	Input High Voltage (DC)	VREF + 0.15	Vddq + 0.3	V
VIL (DC)	Input Low Voltage (DC)	-0.3	VREF - 0.15	V
VIN (DC)	Input Voltage Level, CK and \overline{CK} inputs	-0.3	Vddq + 0.3	V
lı	Input Leakage current, Any input $0V \le V_{IN} \le V_{DD}$ (All other pins not under test = 0 V)	-2	2	μA
loz	Output Leakage current	-5	5	μA
Іон	Output High Current (V _{OUT} = 1.95V)	-16.2	-	mA
lol	Output Low Current (V _{OUT} = 0.35V)	16.2	-	mA

Table 14. Capacitance (VDD = 2.5V, f = 1MHz, TA = 25 °C)

Symbol	Parameter	Min.	Max.	Unit
CIN1	Input Capacitance (CK, \overline{CK})	2	3	pF
CIN2	Input Capacitance (All other input-only pins)	2	3	рF
Cı/o	DQ, DQS, DM Input/Output Capacitance	4	5	рF

Note: These parameters are guaranteed by design, periodically sampled and are not 100% tested



Table 15. D.C. Characteristics ($V_{DD} = 2.5V \pm 0.2V$, $T_A = -40 \sim 85^{\circ}C$)

Devenuetor & Test Condition		-5	
Parameter & Test Condition	Symbol	Max.	Unit
OPERATING CURRENT: One bank; Active-Precharge; tRC=tRC (min); tCK=tCK(min); DQ,DM and DQS inputs changing once per clock cycle; Address and control inputs changing once every two clock cycles.	IDD0	55	mA
OPERATING CURRENT : One bank; Active-Read-Precharge; BL=4; tRC=tRC(min); tCK=tCK(min); lout=0mA; Address and control inputs changing once per clock cycle	IDD1	65	mA
PRECHARGE POWER-DOWN STANDBY CURRENT: All banks idle; power-down mode; tck=tck(min); CKE=LOW	IDD2P	5	mA
IDLE STANDLY CURRENT : CKE = HIGH; \overline{CS} =HIGH(DESELECT); All banks idle; tCK=tCK(min); Address and control inputs changing once per clock cycle; VIN=VREF for DQ, DQS and DM	IDD2N	30	mA
ACTIVE POWER-DOWN STANDBY CURRENT : one bank active; power- down mode; CKE=LOW; tck=tck(min)	IDD3P	17	mA
ACTIVE STANDBY CURRENT : \overline{CS} =HIGH;CKE=HIGH; one bank active ; tRC=tRC(max);tck=tck(min);Address and control inputs changing once per clock cycle; DQ,DQS,and DM inputs changing twice per clock cycle	IDD3N	40	mA
OPERATING CURRENT BURST READ : BL=2; READS; Continuous burst; one bank active; Address and control inputs changing once per clock cycle; tCK=tCK(min); lout=0mA;50% of data changing on every transfer	IDD4R	100	mA
OPERATING CURRENT BURST Write : BL=2; WRITES; Continuous Burst ;one bank active; address and control inputs changing once per clock cycle; tck=tck(min); DQ,DQS,and DM changing twice per clock cycle; 50% of data changing on every transfer	IDD4W	100	mA
AUTO REFRESH CURRENT : tRC=tRFC(min); tCK=tCK(min)	IDD5	70	mA
SELF REFRESH CURRENT: Self Refresh Mode ; CKE≦0.2V;tck=tck(min)	IDD6	2	mA
BURST OPERATING CURRENT 4 bank operation: Four bank interleaving READs; BL=4; with Auto Precharge; tRC=tRC(min); tCK=tCK(min); Address and control inputs change only during Active, READ, or WRITE command		140	mA

Figure 3: Timing Waveform for IDD7 Measurement at 200 MHz CK Operation






Table 16. Electrical AC Characteristics (V_{DD} = 2.5V±0.2V, T_A = -40~85°C)

Symbol	Parameter		-5		Unit
Symbol	Parameter		Min	Max	Uni
		CL=2	7.5	12	ns
tск	Clock cycle time	CL=2.5	6	12	ns
		CL = 3	5	12	ns
tсн	Clock high level width		0.45	0.55	tск
tc∟	Clock low level width		0.45	0.55	tск
t DQSCK	DQS-out access time from CK, \overline{CK}		-0.6	0.6	ns
tac	Output access time from CK, \overline{CK}		-0.7	0.7	ns
toasa	DQS-DQ Skew		-	0.4	ns
t RPRE	Read preamble		0.9	1.1	tск
t RPST	Read postamble		0.4	0.6	tск
toass	CK to valid DQS-in		0.72	1.25	tск
twpres	DQS-in setup time		0	-	ns
twpre	DQS write preamble		0.25	-	tск
twpst	DQS write postamble		0.4	0.6	tск
tdqsh	DQS in high level pulse width		0.35	-	tск
t DQSL	DQS in low level pulse width		0.35	-	tск
tıs	Address and Control input setup time		0.7	-	ns
tıн	Address and Control input hold time		0.7	-	ns
tos	DQ & DM setup time to DQS		0.4	-	ns
tdн	DQ & DM hold time to DQS		0.4	-	ns
thp	Clock half period		tclmin or tchmin	-	ns
tqн	DQ/DQS output hold time from DQS		thp - t _{QHS}	-	ns
trc	Row cycle time		55	-	ns
t RFC	Refresh row cycle time		70	-	ns
tras	Row active time		40	70K	ns
trcd	Active to Read or Write delay		15	-	ns
trp	Row precharge time		15	-	ns
trrd	Row active to Row active delay		10	-	ns
twr	Write recovery time		15	-	ns
tмrd	Mode register set cycle time		2	-	tск
t dal	Auto precharge write recovery + Prec	harge time	twr + trp	-	tск
txsrd	Self refresh exit to read command del	ay	200	-	tск
trefi	Refresh interval time	-	-	15.6	μs
tipw	Control and Address input pulse width	l	2.2	-	ns
tdipw	DQ & DM input pulse width (for each input)		1.75	-	ns
tнz	Data-out high-impedance window from CK, \overline{CK}		-	0.7	ns
t∟z	Data-out low-impedance window from CK, CK		-0.7	0.7	ns
t _{QHS}	Data Hold Skew Factor		-	0.5	ns
toss	DQS falling edge to CK rising – setup	time	0.2	-	tск
tosн	DQS falling edge to CK rising – hold ti		0.2	-	tск
twrr	Internal Write to Read command dela			-	tск
txsnr	Exit Self-Refresh to non-Read command		2 75	_	ns



Table 17. Recommended A.C. Operating Conditions (VDD = 2.5V±0.2V, TA = -40~85°C)

Symbol	Parameter	Min.	Max.	Unit
VIH (AC)	Input High Voltage (AC)	VREF + 0.31	-	V
VIL (AC)	Input Low Voltage (AC)	-	Vref – 0.31	V
VID (AC)	Input Different Voltage, CK and \overline{CK} inputs	0.7	VDDQ + 0.6	V
Vix (AC)	Input Crossing Point Voltage, CK and \overline{CK} inputs	0.5 * VDDQ-0.2	0.5 * Vddq+0.2	V


Note:

- 1. All voltages are referenced to Vss.
- 2. These parameters depend on the cycle rate and these values are measured by the cycle rate under the minimum value of tck and tRc. Input signals are changed one time during tck.
- 3. Power-up sequence is described in Note 5.
- 4. A.C. Test Conditions

Table 18. SSTL _2 Interface

Reference Level of Output Signals (VREF)	0.5 * VDDQ	
Output Load	Reference to the Test Load	
Input Signal Levels(VIH / VIL)	Vref+0.31 V / Vref-0.31V	
Input Signals Slew Rate	1 V/ns	
Reference Level of Input Signals	0.5 * VDDQ	

Figure 4. SSTL_2 A.C. Test Load







5. Power up Sequence


Power up must be performed in the following sequence.

- 1) Apply power to V_{DD} before or at the same time as V_{DDQ}, V_{TT} and V_{REF} when all input signals are held "NOP" state and maintain CKE "LOW".
- 2) Start clock and maintain stable condition for minimum 200µs.
- 3) Issue a "NOP" command and keep CKE "HIGH"
- 4) Issue a "Precharge All" command.
- 5) Issue EMRS enable DLL.
- 6) Issue MRS reset DLL. (An additional 200 clock cycles are required to lock the DLL).
- 7) Precharge all banks of the device.
- 8) Issue two or more Auto Refresh commands.
- 9) Issue MRS with A8 to low to initialize the mode register.



Timing Waveforms

Figure 5. Activating a Specific Row in a Specific Bank



RA=Row Address BA=Bank Address



Figure 6. tRCD and tRRD Definition





Figure 7. READ Command




CA=Column Address BA=Bank Address EN AP=Enable Autoprecharge DIS AP=Disable Autoprecharge






Figure 8. Read Burst Required CAS Latencies (CL=2)



DO n=Data Out from column n Burst Length=4 3 subsequent elements of Data Out appear in the programmed order following DO n










Read Burst Required CAS Latencies (CL=3)




3 subsequent elements of Data Out appear in the programmed order following DO n










DO n (or o)=Data Out from column n (or column o) Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device







Consecutive Read Bursts Required CAS Latencies (CL=2.5)


DO n (or o)=Data Out from column n (or column o)

Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device





Consecutive Read Bursts Required CAS Latencies (CL=3)




DO n (or o)=Data Out from column n (or column o)

Burst Length=4 or 8 (if 4, the bursts are concatenated; if 8, the second burst interrupts the first) 3 subsequent elements of Data Out appear in the programmed order following DO n 3 (or 7) subsequent elements of Data Out appear in the programmed order following DO o Read commands shown must be to the same device









DO n (or o)=Data Out from column n (or column o)


Burst Length=4

3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO o)





Non-Consecutive Read Bursts Required CAS Latencies (CL=2.5)



3 subsequent elements of Data Out appear in the programmed order following DO n (and following DO o)





Non-Consecutive Read Bursts Required CAS Latencies (CL=3)

