## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## AS5045

## 12-Bit Programmable Magnetic Rotary Position Sensor

## General Description

The AS5045 is a contactless magnetic position sensor for accurate angular measurement over a full turn of $360^{\circ}$. It is a system-on-chip, combining integrated Hall elements, analog front end and digital signal processing in a single device.

To measure the angle, only a simple two-pole magnet, rotating over the center of the chip, is required. The magnet may be placed above or below the IC.

The absolute angle measurement provides instant indication of the magnet's angular position with a resolution of $0.0879^{\circ}=4096$ positions per revolution. This digital data is available as a serial bit stream and as a PWM signal.

An internal voltage regulator allows the AS5045 to operate at either 3.3 V or 5 V supplies.

Ordering Information and Content Guide appear at end of datasheet.

## Key Benefits \& Features

The benefits and features of AS5045, 12-Bit Programmable Magnetic Rotary Position Sensor are listed below:

Figure 1:
Added Value of Using AS5045

| Benefits | Features |
| :--- | :--- |
| - Highest reliability and durability in harsh <br> environments | - Contactless absolute angle position measurement |
| - Great flexibility during assembly | - User programmable zero position |
| - Operation safety | - Diagnostic modes for magnet detection and power supply <br> loss |
| - Lower material cost (no magnetic <br> shielding needed) | - Immune to external magnetic stray fields |

- Two digital 12-bit absolute outputs:
- Serial interface and
- Pulse width modulated (PWM) output
- Failure detection mode for magnet placement monitoring and loss of power supply
- "Red-Yellow-Green" indicators display placement of magnet in Z-axis
- Serial read-out of multiple interconnected AS5045 devices using Daisy Chain mode
- Tolerant to magnet misalignment and airgap variations
- Wide temperature range: $-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$
- Small Pb-free package: SSOP-16 (5.3mm x 6.2 mm )


## Applications

The AS5045 is ideal for industrial applications like

- Robotics,
- Stepper motor control,
- RC servo control and
- Replacement of high-end potentiometers.


## Block Diagram

The functional blocks of this device are shown below:

Figure 2:
AS5045 Block Diagram


## Pin Assignment

Figure 3:
Pin Assignment (Top View)


## Pin Description

Figure 4 shows the description of each pin of the standard SSOP16 package (Shrink Small Outline Package, 16 leads, body size: $5.3 \mathrm{~mm} \times 6.2 \mathrm{mmm}$; see Figure 3).

Pins 7, 15 and 16 supply pins, pins $3,4,5,6,13$ and 14 are for internal use and must not be connected.

Pins 1 and 2 MagINCn and MagDECn are the magnetic field change indicators (magnetic field strength increase or decrease through variation of the distance between the magnet and the device). These outputs can be used to detect the valid magnetic field range. Furthermore those indicators can also be used for contact-less push-button functionality.

Pin 6 Mode allows switching between filtered (slow) and unfiltered (fast mode). This pin must be tied to VSS or VDD5V, and must not be switched after power up. See Mode Input Pin.

Pin 8 Prog is used to program the zero-position into the OTP. See Zero Position Programming.

This pin is also used as digital input to shift serial data through the device in Daisy Chain configuration. See Daisy Chain Mode.
Pin 11 Chip Select (CSn; active low) selects a device within a network of AS5045 magnetic position sensors and initiates serial data transfer. A logic high at CSn puts the data output pin (DO) to tri-state and terminates serial data transfer. This pin is also used for alignment mode and programming mode (see Figure 27).

Pin 12 PWM allows a single-wire output of the 10-bit absolute position value. The value is encoded into a pulse width modulated signal with $1 \mu$ s pulse width per step ( $1 \mu$ s to $4096 \mu \mathrm{~s}$ over a full turn). By using an external low pass filter, the digital PWM signal is converted into an analog voltage, making a direct replacement of potentiometers possible.

Figure 4:
Pin Description

| Pin Number | Pin Name | Pin Type | Description |
| :---: | :---: | :---: | :---: |
| 1 | MagINCn | Digital output open drain | Magnet Field Magnitude INCrease; active low, indicates a distance reduction between the magnet and the device surface (see Figure 16). |
| 2 | MagDECn |  | Magnet Field Magnitude DECrease; active low, indicates a distance increase between the device and the magnet see Figure 16). |
| 3 | NC |  | Must be left unconnected |
| 4 | NC | - |  |
| 5 | NC | - |  |
| 6 | Mode | - | Select between slow (low, VSS) and fast (high, VDD5V) mode. Internal pull-down resistor. Must be hard-wired on the PCB in application. |
| 7 | VSS | Supply pin | Negative Supply Voltage (GND) |
| 8 | Prog_DI | Digital input pull-down | OTP Programming Input and Data Input for Daisy Chain mode. Internal pull-down resistor ( $\sim 74 \mathrm{k} \Omega$ ). Connect to VSS if not used |
| 9 | DO | Digital output / tri-state | Data Output of Synchronous Serial Interface |
| 10 | CLK | Digital input, <br> Schmitt-Trigger input | Clock Input of Synchronous Serial Interface; Schmitt-Trigger input |
| 11 | CSn | Digital input pull-up, <br> Schmitt-Trigger input | Chip Select, active low; Schmitt-Trigger input, internal pull-up resistor ( $\sim 50 \mathrm{k} \Omega$ ) |
| 12 | PWM | Digital output | Pulse Width Modulation of approx. 244Hz; $1 \mu \mathrm{~s} /$ step (optional $122 \mathrm{~Hz} ; 2 \mu \mathrm{~s} /$ step) |
| 13 | NC | - | Must be left unconnected |
| 14 | NC | - |  |
| 15 | VDD3V3 | Supply pin | 3V-Regulator Output, internally regulated from VDD5V. Connect to VDD5V for 3V supply voltage. Do not load externally. |
| 16 | VDD5V |  | Positive Supply Voltage, 3.0 to 5.5 V |

## Absolute Maximum Ratings

Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Electrical Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Figure 5:
Absolute Maximum Ratings

| Parameter | Min | Max | Units | Comments |
| :---: | :---: | :---: | :---: | :---: |
| Electrical Parameters |  |  |  |  |
| DC supply voltage at pin VDD5V | -0.3 | 7 | V |  |
| DC supply voltage at pin VDD3V3 |  | 5 | V |  |
| Input pin voltage | -0.3 | $\begin{gathered} \text { VDD5V } \\ +0.3 \end{gathered}$ | V | Except VDD3V3 |
| Input current (latchup immunity) | -100 | 100 | mA | EIA/JESD78 Class II Level A |
| Electrostatic Discharge |  |  |  |  |
| Electrostatic discharge |  |  | kV | JESD22-A114E |
| Temperature Ranges and Storage Conditions |  |  |  |  |
| Storage temperature | -55 | 150 | ${ }^{\circ} \mathrm{C}$ | Min -670 ${ }^{\circ}$; Max 302 ${ }^{\circ} \mathrm{F}$ |
| Package body temperature |  | 260 | ${ }^{\circ} \mathrm{C}$ | The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices". <br> The lead finish for Pb-free leaded packages is matte tin $(100 \% \mathrm{Sn})$. |
| Relative humidity non-condensing | 5 | 85 | \% |  |
| Moisture sensitivity level (MSL) |  |  |  | Represents a maximum floor life time of 168h |

## Electrical Characteristics

$\mathrm{T}_{\mathrm{AMB}}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}, \mathrm{VDD5V}=3.0 \mathrm{~V}$ to 3.6 V ( 3 V operation) VDD5V $=4.5 \mathrm{~V}$ to 5.5 V ( 5 V operation), unless otherwise noted.

Figure 6:
Electrical Characteristics

| Symbol | Parameter | Condition | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Operating Conditions |  |  |  |  |  |  |
| $\mathrm{T}_{\text {AMB }}$ | Ambient temperature | $-40^{\circ} \mathrm{F}$ to $257^{\circ} \mathrm{F}$ | -40 |  | 125 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{I}_{\text {supp }}$ | Supply current |  |  | 16 | 21 | mA |
| VDD5V | Supply voltage at pin VDD5V | 5 V operation | 4.5 | 5.0 | 5.5 | V |
| VDD3V3 | Voltage regulator output voltage at pin VDD3V3 |  | 3.0 | 3.3 | 3.6 |  |
| VDD5V | Supply voltage at pin VDD5V | 3.3 V operation (pin VDD5V and VDD3V3 connected) | 3.0 | 3.3 | 3.6 | V |
| VDD3V3 | Supply voltage at pin VDD3V3 |  | 3.0 | 3.3 | 3.6 |  |
| DC Characteristics CMOS Schmitt-Trigger Inputs: CLK, CSn (CSn = Internal Pull-Up) |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage | Normal operation | $\begin{gathered} 0.7^{*} \\ \text { VDD5V } \end{gathered}$ |  |  | V |
| VIL | Low level input voltage |  |  |  | $\begin{gathered} 0.3^{*} \\ \text { VDD5V } \end{gathered}$ | V |
| $V_{\text {Ion- }} \mathrm{V}_{\text {loff }}$ | Schmitt Trigger hysteresis |  | 1 |  |  | V |
| $\mathrm{I}_{\text {LEAK }}$ | Input leakage current | CLK only | -1 |  | 1 | $\mu \mathrm{A}$ |
| $I_{\text {IL }}$ | Pull-up low level input current | CSn only, VDD5V: 5.0 V | -30 |  | -100 | $\mu \mathrm{A}$ |
| DC Characteristics CMOS / Program Input: Prog |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{IH}}$ | High level input voltage |  | $\begin{gathered} 0.7^{*} \\ \text { VDD5V } \end{gathered}$ |  | VDD5V | V |
| VPROG | High level input voltage | During programming | Refer to programming conditions (Figure 10) |  |  | V |
| $\mathrm{V}_{\text {IL }}$ | Low level input voltage |  |  |  | $\begin{gathered} 0.3^{*} \\ \text { VDD5V } \end{gathered}$ | V |
| $I_{\text {IL }}$ | High level input current | VDD5V: 5.5 V | 30 |  | 100 | $\mu \mathrm{A}$ |


| Symbol | Parameter | Condition | Min | Tур | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| DC Characteristics CMOS Output Open Drain: MagINCn, MagDECn |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OL}}$ | Low level output voltage |  |  |  | VSS+0.4 | V |
| $\mathrm{I}_{0}$ | Output current | VDD5V: 4.5 V |  |  | 4 | mA |
|  |  | VDD5V: 3V |  |  | 2 |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Open drain leakage current |  |  |  | 1 | $\mu \mathrm{A}$ |
| DC Characteristics CMOS Output: PWM |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage |  | $\begin{gathered} \text { VDD5V- } \\ 0.5 \end{gathered}$ |  |  | V |
| $\mathrm{V}_{\text {OL }}$ | Low level output voltage |  |  |  | VSS+0.4 | V |
| $\mathrm{I}_{0}$ | Output current | VDD5V: 4.5 V |  |  | 4 | mA |
|  |  | VDD5V: 3V |  |  | 2 |  |
| DC Characteristics Tri-state CMOS Output: DO |  |  |  |  |  |  |
| $\mathrm{V}_{\mathrm{OH}}$ | High level output voltage |  | $\begin{gathered} \text { VDD5V- } \\ 0.5 \end{gathered}$ |  |  | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Low level output voltage |  |  |  | VSS+0.4 | V |
| $\mathrm{I}_{0}$ | Output current | VDD5V: 4.5 V |  |  | 4 | mA |
|  |  | VDD5V: 3V |  |  | 2 |  |
| $\mathrm{I}_{\mathrm{OZ}}$ | Tri-state leakage current |  |  |  | 1 | $\mu \mathrm{A}$ |

## Magnetic Input Specification

Two-pole cylindrical diametrically magnetized source:

Figure 7:
Magnetic Input Specification

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{d}_{\text {mag }}$ | Diameter | Recommended magnet: $\varnothing 6 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ for cylindrical magnets | 4 | 6 |  | mm |
| $\mathrm{t}_{\text {mag }}$ | Thickness |  | 2.5 |  |  | mm |
| $\mathrm{B}_{\mathrm{pk}}$ | Magnetic input field amplitude | Required vertical component of the magnetic field strength on the die's surface, measured along a concentric circle with a radius of 1.1 mm | 45 |  | 75 | mT |
| $\mathrm{B}_{\text {off }}$ | Magnetic offset | Constant magnetic stray field |  |  | $\pm 10$ | mT |
|  | Field non-linearity | Including offset gradient |  |  | 5 | \% |
| $f_{\text {mag_abs }}$ | Input frequency (rotational speed of magnet) | 146 rpm @ 4096 positions/rev.; fast mode |  |  | 2.44 | Hz |
|  |  | 36.6rpm @ 4096 positions/rev.; slow mode |  |  | 0.61 |  |
| Disp | Displacement radius | Maximum offset between defined device center and magnet axis |  |  | 0.25 | mm |
| Ecc | Eccentricity | Eccentricity of magnet center to rotational axis |  |  | 100 | $\mu \mathrm{m}$ |

## Electrical System Specifications

Figure 8:
Input Specification

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RES | Resolution | 0.088 deg |  |  | 12 | bit |
| $\mathrm{INL}_{\text {opt }}$ | Integral non-linearity (optimum) | Maximum error with respect to the best line fit. Centered magnet without calibration, $\mathrm{T}_{\text {AMB }}=25^{\circ} \mathrm{C}$ |  |  | $\pm 0.5$ | deg |
| $\mathrm{INL}_{\text {temp }}$ |  | Maximum error with respect to the best line fit. Centered magnet without calibration, $\mathrm{T}_{\text {AMB }}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |  | $\pm 0.9$ |  |
| INL | Integral non-linearity | Best line fit $=\left(\right.$ Err $_{\text {max }}-$ Err $\left._{\text {min }}\right) / 2$ Over displacement tolerance with 6 mm diameter magnet, without calibration, $\mathrm{T}_{\text {AMB }}=-40^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ |  |  | $\pm 1.4$ | deg |
| DNL | Differential non-linearity | 12-bit, No missing codes |  |  | $\pm 0.044$ | deg |
| TN | Transition noise | 1 sigma, fast mode ( $\mathrm{MODE}=1$ ) |  |  | 0.06 | $\begin{aligned} & \text { deg } \\ & \text { RMS } \end{aligned}$ |
|  |  | 1 sigma, slow mode (MODE=0 or open) |  |  | 0.03 |  |
| $\mathrm{V}_{\mathrm{ON}}$ | Power-on reset thresholds: On voltage; 300 mV typ. hysteresis | DC supply voltage 3.3 V (VDD3V3) | 1.37 | 2.2 | 2.9 | v |
| $V_{\text {OFF }}$ | Power-on reset thresholds: Off voltage; 300 mV typ. hysteresis |  | 1.08 | 1.9 | 2.6 |  |
| ${ }^{\text {Ppwrup }}$ | Power-up time | Fast mode (Mode = 1); until status bit OCF $=1$ |  |  | 20 | ms |
|  |  | Slow mode (Mode $=0$ or open); until OCF = 1 |  |  | 80 |  |
| $\mathrm{t}_{\text {delay }}$ | System propagation delay absolute output : delay of ADC, DSP and absolute interface | Fast mode (MODE=1) |  |  | 96 | $\mu \mathrm{s}$ |
|  |  | Slow mode (MODE=0 or open) |  |  | 384 |  |


| Symbol | Parameter | Conditions | Min | Tур | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{S}}$ | Internal sampling rate for absolute output: | $\mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C},$ <br> slow mode (MODE=0 or open) | 2.48 | 2.61 | 2.74 | kHz |
|  |  | $\mathrm{T}_{\mathrm{AMB}}=-40^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C},$ <br> slow mode (MODE=0 or open) | 2.35 | 2.61 | 2.87 |  |
| $\mathrm{f}_{S}$ | Internal sampling rate for absolute output | $\begin{aligned} & T_{\text {AMB }}=25^{\circ} \mathrm{C} \text {, fast mode } \\ & (\mathrm{MODE}=1) \end{aligned}$ | 9.90 | 10.42 | 10.94 | kHz |
|  |  | $\begin{aligned} & \mathrm{T}_{\mathrm{AMB}}=-40^{\circ} \mathrm{C} \text { to } 125^{\circ} \mathrm{C}, \\ & \text { fast mode }(\mathrm{MODE}=1) \end{aligned}$ | 9.38 | 10.42 | 11.46 |  |
| CLK | Read-out frequency | Maximum clock frequency to read out serial data |  |  | 1 | MHz |

Figure 9:
Integral and Differential Non-Linearity (Example)


Integral Non-Linearity (INL) is the maximum deviation between actual position and indicated position.

Differential Non-Linearity (DNL) is the maximum deviation of the step length from one position to the next.
Transition Noise (TN) is the repeatability of an indicated position.

Timing Characteristics
Figure 10:
Timing Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Synchronous Serial Interface (SSI) |  |  |  |  |  |  |
| ${ }^{\text {t }}$ D active | Data output activated (logic high) | Time between falling edge of CSn and data output activated |  |  | 100 | ns |
| $\mathrm{t}_{\text {CLK FE }}$ | First data shifted to output register | Time between falling edge of CSn and first falling edge of CLK | 500 |  |  | ns |
| $\mathrm{T}_{\text {CLK / } 2}$ | Start of data output | Rising edge of CLK shifts out one bit at a time | 500 |  |  | ns |
| ${ }^{\text {D }}$ DO valid | Data output valid | Time between rising edge of CLK and data output valid | 357 | 375 | 394 | ns |
| $\mathrm{t}_{\text {DO tristate }}$ | Data output tristate | After the last bit DO changes back to "tristate" |  |  | 100 | ns |
| ${ }^{\text {c }}$ Sn | Pulse width of CSn | CSn = high; To initiate read-out of next angular position | 500 |  |  | ns |
| $\mathrm{f}_{\text {CLK }}$ | Read-out frequency | Clock frequency to read out serial data | >0 |  | 1 | MHz |
| Pulse Width Modulation Output |  |  |  |  |  |  |
| $\mathrm{f}_{\text {PWM }}$ | PWM frequency | $\begin{aligned} & \text { Signal period }=4097 \mu \mathrm{~s} \pm 5 \% \\ & \text { at } \mathrm{T}_{\mathrm{AMB}}=25^{\circ} \mathrm{C} \end{aligned}$ | 232 | 244 | 256 | Hz |
|  |  | $\begin{aligned} & \text { Signal period }=4097 \mu \mathrm{~s} \pm 10 \% \\ & \text { at } \mathrm{T}_{\mathrm{AMB}}=-40 \text { to } 125^{\circ} \mathrm{C} \end{aligned}$ | 220 | 244 | 268 |  |
| PW ${ }_{\text {MIN }}$ | Minimum pulse width | Position 0d; Angle $0^{\circ}$ | 0.95 | 1 | 1.05 | $\mu \mathrm{s}$ |
| $\mathrm{PW}_{\text {MAX }}$ | Maximum pulse width | Position 4095d; Angle $359.91^{\circ}$ | 3891 | 4096 | 4301 | $\mu \mathrm{s}$ |


| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Programming Conditions |  |  |  |  |  |  |
| $t_{\text {Prog enable }}$ | Programming enable time | Time between rising edge at Prog pin and rising edge of CSn | 2 |  |  | $\mu \mathrm{s}$ |
| $t_{\text {Data in }}$ | Write data start |  | 2 |  |  | $\mu \mathrm{s}$ |
| ${ }^{\text {t }}$ Data in valid | Write data valid | Write data at the rising edge of CLK ${ }_{\text {PROG }}$ | 250 |  |  | ns |
| $t_{\text {Load PROG }}$ | Load programming data |  | 3 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {PrgR }}$ | Rise time of $V_{\text {PROG }}$ before CLK $_{\text {PROG }}$ |  | 0 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\text {PrgH }}$ | Hold time of $\mathrm{V}_{\text {PROG }}$ after CLK ${ }_{\text {PROG }}$ |  | 0 |  | 5 | $\mu \mathrm{s}$ |
| $\mathrm{CLK}_{\text {PROG }}$ | Write data programming CLK $_{\text {PROG }}$ | Ensure that $\mathrm{V}_{\text {PROG }}$ is stable with rising edge of CLK |  |  | 250 | kHz |
| $t_{\text {Prog }}$ | CLK pulse width | During programming; 16 clock cycles | 1.8 | 2 | 2.2 | $\mu \mathrm{s}$ |
| $t_{\text {PROG finished }}$ | Hold time of $\mathrm{V}_{\text {PROG }}$ after programming | Programmed data is available after next power-on | 2 |  |  | $\mu \mathrm{s}$ |
| $V_{\text {PROG }}$ | Programming voltage, pin PROG | Must be switched off after zapping | 7.3 | 7.4 | 7.5 | V |
| $V_{\text {ProgOff }}$ | Programming voltage off level | Line must be discharged to this level | 0 |  | 1 | V |
| $\mathrm{I}_{\text {PROG }}$ | Programming current | During programming |  |  | 130 | mA |
| $\mathrm{CLK}_{\text {Aread }}$ | Analog read CLK | Analog Readback mode |  |  | 100 | kHz |
| $\mathrm{V}_{\text {programmed }}$ | Programmed Zener voltage (log.1) | $\mathrm{V}_{\text {Ref }}-\mathrm{V}_{\text {PROG }}$ during Analog |  |  | 100 | mV |
| $\mathrm{V}_{\text {unprogrammed }}$ | Unprogrammed Zener voltage (log. 0) |  | 1 |  |  | V |

## Detailed Description

The AS5045 is manufactured in a CMOS standard process and uses a spinning current Hall technology for sensing the magnetic field distribution across the surface of the chip. The integrated Hall elements are placed around the center of the device and deliver a voltage representation of the magnetic field at the surface of the IC.

Through Sigma-Delta Analog / Digital Conversion and Digital Signal-Processing (DSP) algorithms, the AS5045 provides accurate high-resolution absolute angular position information. For this purpose a Coordinate Rotation Digital Computer (CORDIC) calculates the angle and the magnitude of the Hall array signals. The DSP is also used to provide digital information at the outputs MagINCn and MagDECn that indicate movements of the used magnet towards or away from the device's surface. A small low cost diametrically magnetized (two-pole) standard magnet provides the angular position information (see Figure 30).

The AS5045 senses the orientation of the magnetic field and calculates a 12-bit binary code. This code can be accessed via a Synchronous Serial Interface (SSI). In addition, an absolute angular representation is given by a Pulse Width Modulated signal at pin 12 (PWM). This PWM signal output also allows the generation of a direct proportional analogue voltage, by using an external Low-Pass-Filter. The AS5045 is tolerant to magnet misalignment and magnetic stray fields due to differential measurement technique and Hall sensor conditioning circuitry.

Figure 11:
Typical Arrangement of AS5045 and Magnet


## Mode Input Pin

The mode input pin activates or deactivates an internal filter that is used to reduce the analog output noise. Activating the filter (Mode pin = LOW) provides a reduced output noise of $0.03^{\circ}$ rms. At the same time, the output delay is increased to $384 \mu \mathrm{~s}$. This mode is recommended for high precision, low speed applications.

Deactivating the filter (Mode pin $=$ HIGH) reduces the output delay to $96 \mu \mathrm{~s}$ and provides an output noise of $0.06^{\circ} \mathrm{rms}$. This mode is recommended for higher speed applications.
The MODE pin should be set at power-up. A change of the mode during operation is not allowed.

Switching the Mode pin affects the following parameters.
Figure 12:
Slow and Fast Mode Parameters 12-Bit Absolute Angular Position Output

| Parameter | Slow Mode <br> (Mode $=$ Low) | Fast Mode <br> (Mode $=$ High, VDD5V) |
| :---: | :---: | :---: |
| Sampling rate | $2.61 \mathrm{kHz}(384 \mu \mathrm{~s})$ | $10.42 \mathrm{kHz}(96 \mu \mathrm{~s})$ |
| Transition noise (1 sigma) | $\leq 0.03^{\circ} \mathrm{rms}$ | $\leq 0.06^{\circ} \mathrm{rms}$ |
| Output delay | $384 \mu \mathrm{~s}$ | $96 \mu \mathrm{~s}$ |
| Max. speed @ 4096 samples/rev. | 38 rpm | 153 rpm |
| Max. speed @ 1024 samples/rev. | 153 rpm | 610 rpm |
| Max. speed @ 256 samples/rev. | 610 rpm | 2441 rpm |
| Max. speed @ 64 samples/rev. | 2441 rpm | 9766 rpm |

## Synchronous Serial Interface (SSI)

Figure 13:
Synchronous Serial Interface with Absolute Angular Position Data


If CSn changes to logic low, Data Out (DO) will change from high impedance (tri-state) to logic high and the read-out will be initiated.

- After a minimum time $t_{\text {CLK FE, }}$, data is latched into the output shift register with the first falling edge of CLK.
- Each subsequent rising CLK edge shifts out one bit of data.
- The serial word contains 18 bits, the first 12 bits are the angular information $\mathrm{D}[11: 0$ ], the subsequent 6 bits contain system information, about the validity of data such as OCF, COF, LIN, Parity and Magnetic Field status (increase/decrease).
- A subsequent measurement is initiated by a "high" pulse at CSn with a minimum duration of $\mathrm{t}_{\mathrm{CSn}}$.


## Data Content

D11:D0 - absolute angular position data (MSB is clocked out first)

OCF - (Offset Compensation Finished), logic high indicates the finished Offset Compensation Algorithm

COF - (CORDIC Overflow), logic high indicates an out of range error in the CORDIC part. When this bit is set, the data at D9:D0 is invalid. The absolute output maintains the last valid angular value. This alarm may be resolved by bringing the magnet within the $X-Y-Z$ tolerance limits.

LIN - (Linearity Alarm), logic high indicates that the input field generates a critical output linearity. When this bit is set, the data at D9:D0 may still be used, but can contain invalid data. This warning may be resolved by bringing the magnet within the $X-Y-Z$ tolerance limits.

Even Parity - Bit for transmission error detection of bits 1 ... 1 (D11 ...D0, OCF, COF, LIN, MagINC, MagDEC). Placing the magnet above the chip, angular values increase in clockwise direction by default.
Data D11:D0 is valid, when the status bits have the following configurations.

Figure 14:
Status Bit Outputs

| OCF | COF | LIN | MagINC | MagDEC | Parity |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 | 0 | 0 | 0 | Even checksum of bits 1:15 |
|  |  |  | 0 | 1 |  |
|  |  |  | 1 | 0 |  |
|  |  |  | $1^{(1)}$ | $1^{(1)}$ |  |

## Note(s):

1. MagInc=MagDec=1 is only recommended in YELLOW mode (see Figure 16).

## Z-Axis Range Indication (Push Button Feature, Red/Yellow/Green Indicator)

The AS5045 provides several options of detecting movement and distance of the magnet in the Z-direction. Signal indicators MagINCn and MagDECn are available both as hardware pins (pins 1 and 2) and as status bits in the serial data stream. Additionally, an OTP programming option is available with bit MagCompEn (see Figure 23) that enables additional features.

In the default state, the status bits MagINC, MagDec and pins MagINCn, MagDECn have the following function.

Figure 15:
Magnetic Field Strength Variation Indicator

| Status Bits |  | Hardware Pins |  | OTP: Mag CompEn = O (default) |
| :---: | :---: | :---: | :---: | :--- |
| MagINC | MagDEC | MagINCn | MagDECn | Description |
| 0 | 0 | Off | Off | No distance change <br> Magnetic input field OK (in range, $\sim 45 \mathrm{mT}$ to 75mT) |
| 0 | 1 | Off | On | Distance increase; pull-function. This state is <br> dynamic and only active while the magnet is <br> moving away from the chip. |
| 1 | 0 | On | Off | Distance decrease; push- function. This state is <br> dynamic and only active while the magnet is <br> moving towards the chip. |
| 1 | 1 | On | On | Magnetic field is $\sim<45 m T$ or $>\sim 75 m T$. It is still <br> possible to operate the AS5045 in this range, but <br> not recommended |

When bit MagCompEn is programmed in the OTP, the function of status bits MagINC, MagDec and pins MagINCn, MagDECn is changed to the following function.

Figure 16:
Magnetic Field Strength Red-Yellow-Green Indicator (OTP Option)

| Status Bits |  |  | Hardware Pins |  | OTP: Mag CompEn = 1 <br> (Red-Yellow-Green Programming Option) |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Mag INC | Mag <br> DEC | LIN | Mag INCn | Mag DECn | Description |
| 0 | 0 | 0 | Off | Off | No distance change <br> Magnetic input field OK (GREEN range, $\sim 45 \mathrm{mT}$ to 75 mT ) |
| 1 | 1 | 0 | On | Off | YELLOW range: magnetic field is $\sim 25 \mathrm{mT}$ to 45 mT or $\sim 75 \mathrm{mT}$ to 135 mT . The AS5045 may still be operated in this range, but with slightly reduced accuracy. |
| 1 | 1 | 1 | On | On | RED range: magnetic field is $\sim<25 \mathrm{mT}$ or $>\sim 135 \mathrm{mT}$. It is still possible to operate the AS5045 in the red range, but not recommended. |
| All other combinations |  |  | n/a | n/a | Not available |

## Note(s):

1. Pin 1 (MagINCn) and pin 2 (MagDECn) are active low via open drain output and require an external pull-up resistor. If the magnetic field is in range, both outputs are turned off.

The two pins may also be combined with a single pull-up resistor. In this case, the signal is high when the magnetic field is in range. It is low in all other cases (see Figure 15 and Figure 16).

## Daisy Chain Mode

The Daisy Chain mode allows connection of several AS5045's in series, while still keeping just one digital input for data transfer (see "Data $I N$ " in Figure 17). This mode is accomplished by connecting the data output (DO; pin 9) to the data input (PROG; pin 8) of the subsequent device. An RC filter must be implemented between each PROG pin of device $n$ and DO pin of device $n+1$, to prevent then magnetic position sensors to enter the alignment mode, in case of ESD discharge, long cables, not conform signal levels or shape. Using the values $R=100 \mathrm{R}$ and $\mathrm{C}=1 \mathrm{nF}$ allow a max. CLK frequency of 1 MHz on the whole chain. The serial data of all connected devices is read from the DO pin of the first device in the chain. The length of the serial bit stream increases with every connected device, it is $\mathrm{n}^{*}(18+1)$ bits: For e.g., 38 bit for two devices, 57 bit for three devices, etc.
The last data bit of the first device (Parity) is followed by a dummy bit and the first data bit of the second device (D11), etc. (see Figure 18).

Figure 17:
Daisy Chain Hardware Configuration


Figure 18:
Daisy Chain Mode Data Transfer


## Pulse Width Modulation (PWM) Output

The AS5045 provides a pulse width modulated output (PWM), whose duty cycle is proportional to the measured angle:
(EQ1) $\quad$ Position $=\frac{t_{\text {on }} \cdot 4097}{\left(t_{\text {on }}+t_{\text {off }}\right)}-1$
The PWM frequency is internally trimmed to an accuracy of $\pm 5 \%$ ( $\pm 10 \%$ over full temperature range). This tolerance can be cancelled by measuring the complete duty cycle as shown above.

Figure 19:
PWM Output Signal


## Changing the PWM Frequency

The PWM frequency of the AS5045 can be divided by two by setting a bit (PWMhalfEN) in the OTP register (see Programming the AS5045). With PWMhalfEN $=0$, the PWM timing is as shown in Figure 20.

Figure 20:
PWM Signal Parameters (Default mode)

| Symbol | Parameter | Typ | Unit | Note |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {PWM }}$ | PWM frequency | 244 | Hz | Signal period: 4097 |
| PW |  |  |  |  |
| PW $_{\text {MAX }}$ | MIN pulse width | 1 | $\mu \mathrm{~s}$ | - Position 0d <br> - Angle 0 deg |

When PWMhalfEN = 1, the PWM timing is as shown in Figure 21.

Figure 21:
PWM Signal Parameters with Half Frequency (OTP Option)

| Symbol | Parameter | Typ | Unit | Note |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {PWM }}$ | PWM frequency | 122 | Hz | Signal period: 8194 ${ }^{\text {s }}$ |
| $\mathrm{PW}_{\text {MIN }}$ | MIN pulse width | 2 | $\mu \mathrm{s}$ | - Position 0d <br> - Angle 0 deg |
| $\mathrm{PW}_{\text {MAX }}$ | MAX pulse width | 8192 | $\mu \mathrm{s}$ | - Position 4095d <br> - Angle 359.91 deg |

## Analog Output

An analog output can be generated by averaging the PWM signal, using an external active or passive low pass filter.
The analog output voltage is proportional to the angle: $0^{\circ}=0 \mathrm{~V}$; $360^{\circ}=\mathrm{VDD5V}$.

Using this method, the AS5045 can be used as direct replacement of potentiometers.

Figure 22:
Simple $2^{\text {nd }}$ Order Passive RC Low Pass Filter


Figure 22 shows an example of a simple passive low pass filter to generate the analog output.
$R 1, R 2 \geq 4 k 7 C 1, \quad C 2 \geq 1 \mu F / 6 V$
R1 should be greater than or equal to 4 k 7 to avoid loading of the PWM output. Larger values of Rx and Cx will provide better filtering and less ripple, but will also slow down the response time.

The benefits of AS5045 are as follows:

- Complete system-on-chip
- Flexible system solution provides absolute and PWM outputs simultaneously
- Ideal for applications in harsh environments due to contactless position sensing
- No calibration required


## Programming the AS5045

After power-on, programming the AS5045 is enabled with the rising edge of CSn and Prog = logic high. 16 bit configuration data must be serially shifted into the OTP register via the Prog pin. The first "CCW" bit is followed by the zero position data (MSB first) and the Mode setting bits. Data must be valid at the rising edge of CLK (see Figure 23).

After writing the data into the OTP register it can be permanently programmed by rising the Prog pin to the programming voltage $V_{\text {PROG }} 16$ CLK pulses ( $t_{\text {PROG }}$ ) must be applied to program the fuses (see Figure 24). To exit the programming mode, the chip must be reset by a power-on-reset. The programmed data is available after the next power-up.

Note(s): During the programming process, the transitions in the programming current may cause high voltage spikes generated by the inductance of the connection cable. To avoid these spikes and possible damage to the IC, the connection wires, especially the signals Prog and VSS must be kept as short as possible. The maximum wire length between the $V_{\text {PROG }}$ switching transistor and pin Prog should not exceed 50mm (2 inches). To suppress eventual voltage spikes, a 10 nF ceramic capacitor should be connected close to pins VPROG and VSS. This capacitor is only required for programming, it is not required for normal operation. The clock timing $t_{c l k}$ must be selected at a proper rate to ensure that the signal Prog is stable at the rising edge of CLK (see Figure 23). Additionally, the programming supply voltage should be buffered with a $10 \mu \mathrm{~F}$ capacitor mounted close to the switching transistor. This capacitor aids in providing peak currents during programming. The specified programming voltage at pin Prog is $7.3 \sim 7.5 \mathrm{~V}$. Refer to programming conditions in Figure 10.

To compensate for the voltage drop across the $\mathrm{V}_{\text {PROG }}$ switching transistor, the applied programming voltage may be set slightly higher (7.5 ~ 8.0V, see Figure 25).

## OTP Register Contents

CCW: Counter Clockwise Bit
ccw $=0$ - angular value increases in clockwise direction
ccw $=1$ - angular value increases in counter clockwise direction
Z [11:0]: Programmable Zero Position
PWM dis: Disable PWM output
MagCompEn: When set, activates LIN alarm both when magnetic field is too high and too low (see Figure 16)

PWMhalfEn: When set, PWM frequency is 122 Hz or $2 \mu \mathrm{~s} /$ step (when PWMhalfEN $=0$, PWM frequency is $244 \mathrm{~Hz}, 1 \mu \mathrm{~s} /$ step)

## Zero Position Programming

Zero position programming is an OTP option that simplifies assembly of a system, as the magnet does not need to be manually adjusted to the mechanical zero position. Once the assembly is completed, the mechanical and electrical zero positions can be matched by software. Any position within a full turn can be defined as the permanent new zero position.

For zero position programming, the magnet is turned to the mechanical zero position (e.g. the "off"-position of a rotary switch) and the actual angular value is read.
This value is written into the OTP register bits Z11:Z0 (see Figure 23) and programmed (see Figure 24).

The zero position value may also be modified before programming, e.g. to program an electrical zero position that is $180^{\circ}$ (half turn) from the mechanical zero position, just add 2048 to the value read at the mechanical zero position and program the new value into the OTP register.

## Repeated OTP Programming

Although a single AS5045 OTP register bit can be programmed only once (from 0 to 1 ), it is possible to program other, unprogrammed bits in subsequent programming cycles. However, a bit that has already been programmed should not be programmed twice. Therefore it is recommended that bits that are already programmed are set to " 0 " during a programming cycle.

## Non-Permanent Programming

It is also possible to re-configure the AS5045 in a non-permanent way by overwriting the OTP register.

This procedure is essentially a "Write Data" sequence (see Figure 23) without a subsequent OTP programming cycle.
The "Write Data" sequence may be applied at any time during normal operation. This configuration remains set while the power supply voltage is above the power-on reset level (see Electrical System Specifications).

See Application Note AN5000-20 for further information.
Figure 23:
Programming Access - Write Data (Section of Figure 24)


Figure 24:
Complete Programming Sequence


Figure 25:
OTP Programming Connection of AS5045 (Shown with AS5045 Demoboard)


## Analog Readback Mode

Non-volatile programming (OTP) uses on-chip zener diodes, which become permanently low resistive when subjected to a specified reverse current.
The quality of the programming process depends on the amount of current that is applied during the programming process (up to 130 mA ). This current must be provided by an external voltage source. If this voltage source cannot provide adequate power, the zener diodes may not be programmed properly.

In order to verify the quality of the programmed bit, an analog level can be read for each zener diode, giving an indication whether this particular bit was properly programmed or not.
To put the AS5045 in Analog Readback Mode, a digital sequence must be applied to pins CSn, PROG and CLK as shown in Figure 26. The digital level for this pin depends on the supply configuration ( 3.3 V or 5 V ) (see $3.3 \mathrm{~V} / 5 \mathrm{~V}$ Operation).

The second rising edge on CSn (OutpEN) changes pin PROG to a digital output and the log. high signal at pin PROG must be removed to avoid collision of outputs (grey area in Figure 26).
The following falling slope of CSn changes pin PROG to an analog output, providing a reference voltage $V_{\text {ref, }}$, that must be saved as a reference for the calculation of the subsequent programmed and unprogrammed OTP bits.
Following this step, each rising slope of CLK outputs one bit of data in the reverse order as during programming

