## : ©hipsmall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation, and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!


## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832
Email \& Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, \#122 Zhenhua RD., Futian, Shenzhen, China

## DataSheet

## AS5140H

##  Ambient Temperatures

## 1 General Description

The AS5140H is a contactless magnetic rotary encoder for accurate angular measurement over a full turn of $360^{\circ}$ and over an extended ambient temperature range of $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$.

It is a system-on-chip, combining integrated Hall elements, analog front end and digital signal processing in a single device.

To measure the angle, only a simple two-pole magnet, rotating over the center of the chip, is required. The magnet may be placed above or below the IC.

The absolute angle measurement provides instant indication of the magnet's angular position with a resolution of $0.35^{\circ}=1024$ positions per revolution. This digital data is available as a serial bit stream and as a PWM signal. Furthermore, a user-programmable incremental output is available.
An internal voltage regulator allows the AS5140H to operate at either 3.3 V or 5 V supplies.

The AS5140H is pin-compatible to the AS5040; however it uses lowvoltage OTP programming cells with additional programming options.

## 2 Key Features

- Contactless high resolution rotational position encoding over a full turn of $360^{\circ}$
- Two digital 10-bit absolute outputs: Serial interface and Pulse width modulated (PWM) output
- Three incremental output modes: Quadrature $A / B$ and Index output signal, Step / Direction and Index output signal, 3-phase commutation for brushless DC motors
- User programmable zero / index position
- Failure detection mode for magnet placement monitoring and loss of power supply
- Rotational speeds up to 10.000 rpm
- Pushbutton functionality detects movement of magnet in Z-axis
- Serial read-out of multiple interconnected AS5140H devices using Daisy Chain mode
- Fully automotive qualified to AEC-Q100, grade 0
- Wide ambient temperature range: $-40^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$


## 3 Applications

The AS5140H is an ideal solution for automotive applications like engine compartment sensors, transmission gearbox encoder, throttle valve position control and for industrial applications like rotary sensors in high temperature environment.


## Contents

1 General Description ..... 1
2 Key Features ..... 1
3 Applications .....  .1
4 Pin Assignments ..... 4
4.1 Pin Descriptions .....  4
5 Absolute Maximum Ratings ..... 6
6 Electrical Characteristics ..... 7
6.1 DC Characteristics for Digital Inputs and Outputs .....  .7
6.2 Magnetic Input Specification .....  8
6.3 Electrical System Specifications .....  8
6.4 Programming Conditions .....  9
6.5 Timing Characteristics ..... 10
7 Detailed Description ..... 12
7.1 10-bit Absolute Angular Position Output ..... 12
7.1.1 Synchronous Serial Interface (SSI) ..... 12
7.1.2 Daisy Chain Mode ..... 14
7.2 Incremental Outputs ..... 15
7.2.1 Quadrature A/B Output (Quad A/B Mode) ..... 15
7.2.2 LSB Output (Step/Direction Mode) ..... 15
7.2.3 Incremental Output Hysteresis ..... 16
7.3 Pulse Width Modulation (PWM) Output ..... 16
7.4 Analog Output ..... 17
7.5 Brushless DC Motor Commutation Mode ..... 18
7.6 Programming the AS5140H ..... 19
7.6.1 OTP Memory Assignment ..... 19
7.6.2 User Selectable Settings ..... 20
7.6.3 OTP Default Setting ..... 20
7.6.4 Redundant Programming Option ..... 20
7.6.5 OTP Register Entry and Exit Condition ..... 20
7.6.6 Incremental Mode Programming ..... 21
7.6.7 Zero Position Programming ..... 22
7.7 Alignment Mode ..... 22
7.8 3.3V / 5V Operation ..... 23
7.9 Choosing the Proper Magnet ..... 24
7.9.1 Physical Placement of the Magnet ..... 24
7.10 Simulation Modeling ..... 26
7.11 Failure Diagnostics ..... 27
7.11.1 Magnetic Field Strength Diagnosis ..... 27
7.11.2 Power Supply Failure Detection ..... 27
7.12 Angular Output Tolerances ..... 27
7.12.1 Accuracy ..... 27
7.12.2 Transition Noise ..... 29
7.12.3 High Speed Operation ..... 29
7.12.4 Propagation Delays ..... 30
7.12.5 Internal Timing Tolerance ..... 30
7.12.6 Temperature ..... 31
8 Application Information ..... 32
8.1 AS5140H Differences to AS5040 ..... 32
9 Package Drawings and Markings ..... 33
9.1 Recommended PCB Footprint ..... 34
10 Ordering Information ..... 36

## 4 Pin Assignments

Figure 2. Pin Assignments (Top View)


### 4.1 Pin Descriptions

The following table shows the description of each pin of the standard SSOP16 package (Shrink Small Outline Package, 16 leads, body size: $5.3 \mathrm{~mm} \times 6.2 \mathrm{mmm}$; See Figure 2).

Table 1. Pin Descriptions

| Pin Name | Pin Number | Description |
| :---: | :---: | :--- |
| MagINCn | 1 | Magnet Field Magnitude Increase. Active low. Indicates a distance reduction between the <br> magnet and the device surface. |
| MagDECn | 2 | Magnet Field Magnitude Decrease. Active low. Indicates a distance increase between the <br> device and the magnet. |
| A_LSB_U | 3 | Mode1.x: Quadrature A channel <br> Mode2.x: Least Significant Bit <br> Mode3.x: U signal (phase1) |
| B_Dir_V | 4 | Mode1.x: Quadrature B channel quarter period shift to channel A <br> Mode2.x: Direction of Rotation <br> Mode3.x: V signal (phase2) |
| NC | 5 | For internal use. Must be left unconnected. |
| Index_W | 6 | Mode1.x and Mode2.x: Index signal indicates the absolute zero position <br> Mode3.x: W signal (phase3) |
| VSS | 7 | Negative Supply Voltage (GND). <br> Prog$\quad$OTP Programming Input and Data Input for Daisy Chain mode. Internal pull-down <br> resistor ( $\sim 74 k \Omega)$. May be connected to VSS if programming is not used. |
| DO | 9 | Data Output of Synchronous Serial Interface. |
| CLK | 10 | SSI Clock Input. Schmitt-Trigger input. |
| CSn | 11 | Chip Select. Active low; Schmitt-Trigger input, internal pull-up resistor (~50k $\Omega$ ) connect to <br> VSS in incremental mode (see Incremental Power-up Lock Option on page 16) |

Table 1. Pin Descriptions

| Pin Name | Pin Number | Description |
| :---: | :---: | :--- |
| PWM_LSB | 12 | Pulse Width Modulation of approx. 1kHz; LSB in Mode3.x |
| NC | 13 | For internal use. Must be left unconnected. |
| NC | 14 | For internal use. Must be left unconnected. |
| VDD3V3 | 15 | 3V-Regulator Output (see Figure 17) |
| VDD5V | 16 | Positive Supply Voltage 5V |

Pins 1 and 2 are the magnetic field change indicators, MagINCn and MagDECn (magnetic field strength increase or decrease through variation of the distance between the magnet and the device). These outputs can be used to detect the valid magnetic field range. Furthermore those indicators can also be used for contact-less push-button functionality. Pins 3, 4 and 6 are the incremental pulse output pins. The functionality of these pins can be configured through programming the one-time programmable (OTP) register:

Table 2. Pin Assignment for Different Incremental Output Modes

| Output Mode | Pin 3 | Pin 4 | Pin 6 | Pin 12 |
| :---: | :---: | :---: | :---: | :---: |
| 1.x: Quadrature | A | B | Index | PWM |
| 2.x: Step/direction | LSB | Direction | Index | PWM |
| 3.x: Commutation | U | V | W | LSB |

## Mode 1.x: Quadrature A/B Output

Represents the default quadrature $A / B$ signal mode.

## Mode 2.x: Step / Direction Output

Configures pin 3 to deliver up to 512 pulses (up to 1024 state changes) per revolution. It is equivalent to the LSB (least significant bit) of the absolute position value. Pin 4 provides the information of the rotational direction.

Note: Both modes (mode 1.x and mode 2.x) provide an index signal (1 pulse/revolution) with an adjustable width of one LSB or three LSB's.

## Mode 3.x: Brushless DC Motor Commutation Mode

In addition to the absolute encoder output over the SSI interface, this mode provides commutation signals for brushless DC motors with either one pole pair or two pole pair rotors. The commutation signals are usually provided by 3 discrete Hall switches, which are no longer required, as the AS5140H can fulfill two tasks in parallel: absolute encoder + BLDC motor commutation. In this mode,

- Pin 12 provides the LSB output instead of the PWM (Pulse-Width-Modulation) signal.
- Pin 8 (Prog) is also used to program the different incremental interface modes, the incremental resolution and the zero position into the OTP (see page 21). This pin is also used as digital input to shift serial data through the device in Daisy Chain configuration, (see page 14).
- Pin 11 Chip Select (CSn; active low) selects a device within a network of AS5140H encoders and initiates serial data transfer. A logic high at CSn puts the data output pin (DO) to tri-state and terminates serial data transfer. This pin is also used for alignment mode (see page 22) and programming mode (see page 19).
- Pin 12 allows a single wire output of the 10 -bit absolute position value. The value is encoded into a pulse width modulated signal with $1 \mu \mathrm{~s}$ pulse width per step ( $1 \mu$ s to $1024 \mu$ s over a full turn). By using an external low pass filter, the digital PWM signal is converted into an analog voltage, allowing a direct replacement of potentiometers.


## 5 Absolute Maximum Ratings

Stresses beyond those listed in Table 3 may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in Electrical Characteristics on page 7 is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Table 3. Absolute Maximum Ratings

| Parameter | Min | Max | Units | Comments |
| :---: | :---: | :---: | :---: | :---: |
| DC supply voltage at pin VDD5V | -0.3 | 7 | V |  |
| DC supply voltage at pin VDD3V3 | -0.3 | 5 | V |  |
| Input pin voltage | -0.3 | 7 | V | Pins Prog, MagINCn, MagDECn, CLK, CSn |
| Input current (latchup immunity) | -100 | 100 | mA | Norm: JEDEC 78 |
| Electrostatic discharge |  | $\pm 2$ | kV | Norm: MIL 883 E method 3015 |
| Storage temperature | -55 | +150 | ${ }^{\circ} \mathrm{C}$ |  |
| Body temperature (Lead-free package) |  | 260 | ${ }^{\circ} \mathrm{C}$ | $\mathrm{t}=20$ to 40s, Norm: IPC/JEDEC J-Std-020C <br> Lead finish $100 \%$ Sn "matte tin" |
| Humidity non-condensing | 5 | 85 | $\%$ |  |
| Ambient temperature | -40 | 150 | ${ }^{\circ} \mathrm{C}$ |  |

## 6 Electrical Characteristics

TAMB $=-40$ to $150^{\circ} \mathrm{C}$, VDD5V $=3.0-3.6 \mathrm{~V}$ ( 3 V operation) $\mathrm{VDD5V}=4.5-5.5 \mathrm{~V}$ ( 5 V operation), unless otherwise noted.
Table 4. Operating Conditions

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{I}_{\text {supp }}$ | Supply current |  |  | 16 | 21 | mA |
| VDD5V | External supply voltage at pin VDD5V | 5 V operation | 4.5 | 5.0 | 5.5 | V |
| VDD3V3 | Internal regulator output voltage at pin VDD3V3 |  | 3.0 | 3.3 | 3.6 | V |
| VDD5V | External supply voltage at pin VDD5V,VDD3V3 | 3.3V operation (pins VDD5V and VDD3V3 connected) | 3.0 | 3.3 | 3.6 | V |
| VDD3V3 |  |  | 3.0 | 3.3 | 3.6 | V |
| $t_{\text {pwrup3 }}$ | External VDD3V3 supply voltage rise time at power-up | $10 \%-90 \%$ level in 3.3 V mode (pins VDD5V and VDD3V3 connected) | 1 |  | 150 | $\mu \mathrm{s}$ |

### 6.1 DC Characteristics for Digital Inputs and Outputs

Table 5. CMOS Schmitt-Trigger Inputs: CLK, CSn (CSn = Internal Pull-up)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | High level input voltage | Normal operation | $\begin{gathered} 0.7^{*} \\ \text { VDD5V } \end{gathered}$ |  |  | V |
| VIL | Low level input voltage |  |  |  | $\begin{gathered} 0.3^{*} \\ \text { VDD5V } \end{gathered}$ | V |
| $\mathrm{V}_{\text {Ion }}-\mathrm{V}_{\text {loff }}$ | Schmitt Trigger hysteresis |  | 1 |  |  | V |
| ILEAK | Input leakage current | CLK only | -1 |  | 1 | $\mu \mathrm{A}$ |
| l iL | Pull-up low level input current | CSn only, VDD5V:5.0V | -30 |  | -100 |  |

Table 6. CMOS / Program Input: Prog

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIH | High level input voltage |  | $\begin{gathered} 0.7^{*} \\ \text { VDD5V } \end{gathered}$ |  | 5 | V |
| $V_{\text {PROG }}$ | High level input voltage | During programming | Refer to Programming Conditions on page 9 |  |  | V |
| VIL | Low level input voltage |  |  |  | $\begin{gathered} 0.3^{*} \\ \text { VDD5V } \end{gathered}$ | V |
| l iL | Pull-down high level input current | VDD5V:5.5V |  |  | 100 | $\mu \mathrm{A}$ |

Table 7. CMOS Output Open Drain: MagINCn, MagDECn

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OL }}$ | Low level output voltage |  |  |  | VSS +0.4 | V |
| IO | Output current | VDD5V:4.5V |  |  | 4 | mA |
|  |  | VDD5V:3V |  |  | 2 |  |
| IOz | Open drain leakage current |  |  |  | 1 | $\mu \mathrm{~A}$ |

Table 8. CMOS Output: A, B, Index, PWM

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VoH | High level output voltage |  | VDD5V- <br> 0.5 |  |  | V |

Table 8. CMOS Output: A, B, Index, PWM (Continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOL | Low level output voltage |  |  |  | Vss+0.4 | V |
| 10 | Output current | VDD5V:4.5V |  |  | 4 | mA |
|  |  | VDD5V:3V |  |  | 2 |  |

Table 9. Tristate CMOS Output: DO

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VOH | High level output voltage |  | $\begin{gathered} \text { VDD5V- } \\ 0.5 \end{gathered}$ |  |  | V |
| VOL | Low level output voltage |  |  |  | Vss+0.4 | V |
| 10 | Output current | VDD5V:4.5V |  |  | 4 | mA |
|  |  | VDD5V:3V |  |  | 2 |  |
| loz | Tri-state leakage current |  |  |  | 1 | $\mu \mathrm{A}$ |

### 6.2 Magnetic Input Specification

Table 10. Electrical Characteristics

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Magnetic Input Specification (Two-pole cylindrical diametrically magnetized source) |  |  |  |  |  |  |
| $\mathrm{d}_{\text {mag }}$ | Diameter | Recommended magnet: $\varnothing 6 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ for cylindrical magnets | 4 | 6 |  | mm |
| $t_{\text {mag }}$ | Thickness |  | 2.5 |  |  |  |
| $\mathrm{B}_{\mathrm{pk}}$ | Magnetic input field amplitude | Required vertical component of the magnetic field strength on the die's surface, measured along a concentric circle with a radius of 1.1 mm | 45 |  | 75 | mT |
| $\mathrm{B}_{\text {off }}$ | Magnetic offset | Constant magnetic stray field |  |  | $\pm 10$ | mT |
|  | Field non-linearity | Including offset gradient |  |  | 5 | \% |
| $f_{\text {mag_abs }}$ | Input frequency (rotational speed of magnet) | Absolute mode: 600 rpm @ readout of 1024 positions (see Table 19) |  |  | 10 | Hz |
| $\mathrm{f}_{\text {mag_inc }}$ |  | Incremental mode: no missing pulses at rotational speeds of up to 10.000 rpm (see Table 19) |  |  | 166 | Hz |
| Disp | Displacement Radius | Max. X-Y offset between defined IC package center and magnet axis (see Figure 19) |  |  | 0.25 | mm |
|  |  | Max. X-Y offset between chip center and magnet axis |  |  | 0.485 |  |
|  | Chip placement tolerance | Placement tolerance of chip within IC package (see Figure 21) |  |  | $\pm 0.235$ | mm |
|  | Recommended magnet material and temperature drift | NdFeB (Neodymium Iron Boron) |  | -0.12 |  | \%/K |
|  |  | SmCo (Samarium Cobalt) |  | -0.035 |  |  |

### 6.3 Electrical System Specifications

Table 11. Electrical System Specifications

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| RES | Resolution $^{1}$ | 0.352 deg |  |  | 10 | bit |

Table 11. Electrical System Specifications (Continued)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LSB | 7 bit | Adjustable resolution only available for incremental output modes; Least significant bit, minimum step |  | 2.813 |  | deg |
|  | 8 bit |  |  | 1.406 |  |  |
|  | 9 bit |  |  | 0.703 |  |  |
|  | 10 bit |  |  | 0.352 |  |  |
| INL ${ }_{\text {opt }}$ | Integral non-linearity (optimum) ${ }^{2}$ | Maximum error with respect to the best line fit. Verified at optimum magnet placement, TAMB $=25^{\circ} \mathrm{C}$ |  |  | $\pm 0.5$ | deg |
| INL temp | Integral non-linearity (optimum) | Maximum error with respect to the best line fit. <br> Verified at optimum magnet placement, TAMB $=-40$ to $+150^{\circ} \mathrm{C}$ |  |  | $\pm 0.9$ | deg |
| INL | Integral non-linearity | Best line fit $=\left(\right.$ Err $_{\text {max }}-$ Errmin $\left._{\text {min }}\right) / 2$ <br> Over displacement tolerance with 6 mm diameter magnet, TAMB $=-40$ to $+150^{\circ} \mathrm{C}$ (see Figure 3) |  |  | $\pm 1.4$ | deg |
| DNL | Differential non-linearity ${ }^{3}$ | 10bit, no missing codes |  |  | $\pm 0.176$ | deg |
| TN | Transition noise ${ }^{4}$ | RMS equivalent to 1 sigma |  |  | 0.12 | $\begin{aligned} & \text { Deg } \\ & \text { RMS } \end{aligned}$ |
| Hyst | Hysteresis | Incremental modes only |  | 0.704 |  | deg |
| $V_{\text {on }}$ | Power-on reset thresholds On voltage; 300 mV typ. hysteresis | DC supply voltage 3.3V (VDD3V3) | 1.37 | 2.2 | 2.9 | V |
| $V_{\text {off }}$ | Power-on reset thresholds Off voltage; 300 mV typ. hysteresis |  | 1.08 | 1.9 | 2.6 |  |
| tpwrup | Power-up time | Until offset compensation finished |  |  | 50 | ms |
| $t_{\text {delay }}$ | System propagation delay absolute output | Includes delay of ADC and DSP |  |  | 48 | $\mu \mathrm{s}$ |
|  | System propagation delay incremental output | Calculation over two samples |  |  | 192 | $\mu \mathrm{s}$ |
| $f_{s}$ | Sampling rate for absolute output | Internal sampling rate, TAMB $=25^{\circ} \mathrm{C}$ | 9.90 | 10.42 | 10.94 | kHz |
|  |  | Internal sampling rate, TAMB $=-40$ to $+150^{\circ} \mathrm{C}$ | 9.38 | 10.42 | 11.46 |  |
| CLK | Read-out frequency | Max. clock frequency to read out serial data |  |  | 1 | MHz |

1. Digital Interface
2. Integral Non-Linearity (INL) is the maximum deviation between actual position and indicated position.
3. Differential Non-Linearity (DNL) is the maximum deviation of the step length from one position to the next.
4. Transition Noise (TN) is the repeatability of an indicated position.

### 6.4 Programming Conditions

TAMB $=-40$ to $150^{\circ} \mathrm{C}$, VDD5V $=3.0-3.6 \mathrm{~V}$ ( 3 V operation) $\mathrm{VDD5V}=4.5-5.5 \mathrm{~V}$ ( 5 V operation), unless otherwise noted.
Table 12. Programming Conditions

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| V PROG | Programming voltage | Voltage applied during programming | 3.0 | 3.3 | 3.6 | V |
| V Progoff | Programming voltage off level | Line must be discharged to this level | 0 |  | 1 | V |
| IPROG | Programming current | Current during programming |  |  | 100 | mA |

Table 12. Programming Conditions (Continued)

| Symbol | Parameter | Conditions | Min | Typ | Max |
| :---: | :---: | :---: | :---: | :---: | :---: |
| R $_{\text {programmed }}$ | Programmed fuse resistance (log 1) | $10 \mu \mathrm{~A}$ max. current @ 100 mV | 100 k |  | $\infty$ |
| $\mathrm{R}_{\text {unprogrammed }}$ | Unprogrammed fuse resistance (log 0) | 2 mA max. current @ 100 mV | 50 |  | 100 |
| tPROG | Programming time per bit | Time to prog. a singe fuse bit | 10 | $\Omega$ |  |
| t CHARGE | Refresh time per bit | Time to charge the cap after tPROG | 1 |  |  |
| $f_{\text {LOAD }}$ | LOAD frequency | Data can be loaded at n*2 $\mu \mathrm{s}$ |  |  | 500 |
| $f_{\text {READ }}$ | READ frequency | Read the data from the latch |  |  | 2.5 |
| $f_{\text {WRITE }}$ | WRITE frequency | Write the data to the latch |  |  | 2.5 |

### 6.5 Timing Characteristics

TAMB $=-40$ to $+150^{\circ} \mathrm{C}, \mathrm{VDD5V}=3.0-3.6 \mathrm{~V}$ ( 3 V operation) $\mathrm{VDD5V}=4.5-5.5 \mathrm{~V}$ ( 5 V operation), unless otherwise noted.
Table 13. Synchronous Serial Interface (SSI)

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| tDO active | Data output activated (logic high) | Time between falling edge of CSn and data output activated |  |  | 100 | ns |
| tclk fe | First data shifted to output register | Time between falling edge of CSn and first falling edge of CLK | 500 |  |  | ns |
| TCLK/2 | Start of data output | Rising edge of CLK shifts out one bit at a time | 500 |  |  | ns |
| too valid | Data output valid | Time between rising edge of CLK and data output valid |  |  | 413 | ns |
| tDO tristate | Data output tristate | After the last bit DO changes back to "tristate" |  |  | 100 | ns |
| tcsn | Pulse width of CSn | CSn =high; To initiate read-out of next angular position | 500 |  |  | ns |
| fclk | Read-out frequency | Clock frequency to read out serial data | >0 |  | 1 | MHz |

Table 14. Pulse Width Modulation Output

| Symbol | Parameter | Conditions | Min | Typ | Max | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $f_{\text {PWm }}$ | PWM frequency | $\begin{aligned} & \text { Signal period }=\underset{25^{\circ} \mathrm{C}}{1025 \mathrm{~S}} \pm 5 \% \text { at } \mathrm{T}_{\mathrm{amb}}= \\ &= \\ & x^{2} \end{aligned}$ | 0.927 | 0.976 | 1.024 | kHz |
|  |  | $\begin{gathered} \text { Signal period }=1025 \mu \mathrm{~s} \pm 10 \% \text { at } \mathrm{T}_{\mathrm{amb}}= \\ -40 \text { to }+150^{\circ} \mathrm{C} \end{gathered}$ | 0.878 | 0.976 | 1.074 |  |
| PWMIN | Minimum pulse width | Position 0d; angle 0 degree | 0.90 | 1 | 1.10 | $\mu \mathrm{s}$ |
| PWMAX | Maximum pulse width | Position 1023d; angle 359.65 degree | 922 | 1024 | 1126 | $\mu \mathrm{s}$ |

Table 15. Incremental Outputs

| Symbol | Parameter | Conditions | Min | Typ | Max |
| :---: | :---: | :---: | :---: | :---: | :---: |
| tIncremental <br> outputs valid | Incremental outputs valid after power-up |  |  |  |  |
| tDir valid | Directional indication valid | Time between first falling edge of CSn <br> after power-up and valid incremental <br> outputs | Time between rising or falling edge of <br> LSB output and valid directional <br> indication | 500 | ns |

Figure 3. Integral and Differential Non-Linearity Example (exaggerated curve)


## 7 Detailed Description

The AS5140H is manufactured in a CMOS standard process and uses a spinning current Hall technology for sensing the magnetic field distribution across the surface of the chip. The integrated Hall elements are placed around the center of the device, and deliver a voltage representation of the magnetic field at the surface of the IC. Through Sigma-Delta Analog / Digital Conversion and Digital Signal-Processing (DSP) algorithms, the AS5140H provides accurate high-resolution absolute angular position information. For this purpose, a Coordinate Rotation Digital Computer (CORDIC) calculates the angle and the magnitude of the Hall array signals. The DSP is also used to provide digital information at the outputs MagINCn and MagDECn that indicate movements of the used magnet towards or away from the device's surface. A small low cost diametrically magnetized (two-pole) standard magnet provides the angular position information (see Figure 18).
The AS5140H senses the orientation of the magnetic field and calculates a 10-bit binary code. This code can be accessed via a Synchronous Serial Interface (SSI). In addition, an absolute angular representation is given by a Pulse Width Modulated signal at pin 12 (PWM).
Simultaneously, the device also provides incremental output signals. The various incremental output modes can be selected by programming the OTP mode register bits (see Table 20). As long as no programming voltage is applied to pin Prog, the new setting may be overwritten at any time and will be reset to default when power is turned off. To make the setting permanent, the OTP register must be programmed. The default setting is a quadrature $A / B$ mode including the Index signal with a pulse width of 1 LSB . The Index signal is logic high at the user programmable zero position.
The AS5140H is tolerant to magnet misalignment and magnetic stray fields due to differential measurement technique and Hall sensor conditioning circuitry.

Figure 4. Typical Arrangement of AS5140H and Magnet


### 7.1 10-bit Absolute Angular Position Output

### 7.1.1 Synchronous Serial Interface (SSI)

If CSn changes to logic low, Data Out (DO) will change from high impedance (tri-state) to logic high and the read-out will be initiated.


- Each subsequent rising CLK edge shifts out one bit of data.
- The serial word contains 16 bits; the first 10 bits are the angular information $D[9: 0]$, the subsequent 6 bits contain system information about the validity of data such as OCF, COF, LIN, Parity and Magnetic Field status (increase/decrease).
- A subsequent measurement is initiated by a log "high" pulse at CSn with a minimum duration of t CSn .

Figure 5. Synchronous Serial Interface with Absolute Angular Position Data


## Data Content

D9:D0 - Absolute angular position data (MSB is clocked out first).
OCF - (Offset Compensation Finished). Logic high indicates the finished Offset Compensation Algorithm. For fast startup, this bit may be polled by the external microcontroller. As soon as this bit is set, the AS5140H has completed the startup and the data is valid (see Table 17).
COF - (Cordic Overflow). Logic high indicates an out of range error in the CORDIC part. When this bit is set, the data at D9:DO is invalid. The absolute output maintains the last valid angular value. This alarm may be resolved by bringing the magnet within the $X-Y-Z$ tolerance limits.
LIN - (Linearity Alarm). Logic high indicates that the input field generates a critical output linearity. When this bit is set, the data at D9:D0 may still be used, but can contain invalid data. This warning may be resolved by bringing the magnet within the $X-Y$ - $Z$ tolerance limits.

MagINCn - (Magnitude Increase) becomes HIGH, when the magnet is pushed towards the IC, thus increasing the magnetic field strength.
MagDECn - (Magnitude Decrease) becomes HIGH, when the magnet is pulled away from the IC, thus decreasing the magnetic field strength.
Signal "HIGH" for both MagINCn and MagDECn indicate a magnetic field that is out of the allowed range (see Table 16).
Table 16. Magnetic Magnitude Variation Indicator

| MagINCn | MagDECn | Description |
| :---: | :---: | :--- |
| 0 | 0 | No distance change <br> Magnetic Input Field OK (in range) |
| 0 | 1 | Distance increase: Pull-function. This state is dynamic, it is only active while the magnet <br> is moving away from the chip in Z-axis. |
| 1 | 0 | Distance decrease: Push- function. This state is dynamic, it is only active while the <br> magnet is moving towards the chip in Z.-axis. |
| 1 | 1 | Magnetic Input Field invalid - out of range: Too large, Too small (missing magnet). |

Note: Pins 1 and 2 (MagINCn, MagDECn) are open drain outputs and require external pull-up resistors. If the magnetic field is in range, both outputs are turned off.

The two pins may also be combined with a single pull-up resistor. In this case, the signal is high when the magnetic field is in range. It is low in all other cases (see Table 16).
Even Parity - A bit for transmission error detection of bits 1 to 15 (D9 to D0, OCF, COF, LIN, MagINCn, MagDECn).
The absolute angular output is always set to a resolution of 10 bit. Placing the magnet above the chip, angular values increase in clockwise direction by default. Data $\mathrm{D} 9: \mathrm{D} 0$ is valid, when the status bits have the following configurations:
Table 17. Status Bit Outputs

| OCF | COF | LIN | MagINCn | MagDECn | Parity |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 0 |  | even checksum of bits $1: 15$ |  |  |
|  |  |  |  | 0 |  |
|  |  |  | 1 | 0 |  |

The absolute angular position is sampled at a rate of $10 \mathrm{kHz}(0.1 \mathrm{~ms})$. This allows reading of all 1024 positions per 360 degrees within 0.1 seconds $=9.76 \mathrm{~Hz}(\sim 10 \mathrm{~Hz})$ without skipping any position. Multiplying 10 Hz by 60 , results the corresponding maximum rotational speed of 600 rpm. Readout of every second angular position allows for rotational speeds of up to 1200 rpm .
Consequently, increasing the rotational speed reduces the number of absolute angular positions per revolution (see Table 21). Regardless of the rotational speed or the number of positions to be read out, the absolute angular value is always given at the highest resolution of 10 bit.
The incremental outputs are not affected by rotational speed restrictions due to the implemented interpolator. The incremental output signals may be used for high-speed applications with rotational speeds of up to 10.000 rpm without missing pulses.

### 7.1.2 Daisy Chain Mode

The Daisy Chain mode allows connection of several AS5140H's in series, while still keeping just one digital input for data transfer (see "Data IN" in Figure 6 below). This mode is accomplished by connecting the data output (DO; pin 9) to the data input (Prog; pin 8) of the subsequent device. The serial data of all connected devices is read from the DO pin of the first device in the chain. The Prog pin of the last device in the chain should be connected to VSS. The length of the serial bit stream increases with every connected device. It is,

$$
\begin{equation*}
n^{*}(16+1) \text { bits } \tag{EQ1}
\end{equation*}
$$

For example, 34 bit for two devices, 51 bit for three devices, etc.
The last data bit of the first device (Parity) is followed by a logic low bit and the first data bit of the second device (D9), etc. (see Figure 7).
Figure 6. Daisy Chain Hardware Configuration


Figure 7. Daisy Chain Mode Data Transfer


Programming Daisy Chained Devices. In Daisy Chain mode, the Prog pin is connected directly to the DO pin of the subsequent device in the chain (see Figure 6). During programming (see Programming the AS5140H on page 19), a programming voltage of 7.5 V must be applied to pin Prog. This voltage level exceeds the limits for pin DO, so one of the following precautions must be made during programming:

- Open the connection DO $\rightarrow$ Prog during programming, (or)
- Add a Schottky diode between DO and Prog (Anode = DO, Cathode = Prog)

Due to the parallel connection of CLK and CSn, all connected devices may be programmed simultaneously.

### 7.2 Incremental Outputs

Three different incremental output modes are possible with quadrature $A / B$ being the default mode. Figure 8 shows the two-channel quadrature as well as the step / direction incremental signal (LSB) and the direction bit in clockwise (CW) and counter-clockwise (CCW) direction.

### 7.2.1 Quadrature A/B Output (Quad A/B Mode)

The phase shift between channel $A$ and $B$ indicates the direction of the magnet movement. Channel $A$ leads channel $B$ at a clockwise rotation of the magnet (top view) by 90 electrical degrees. Channel B leads channel A at a counter-clockwise rotation.

Figure 8. Incremental Output Modes


### 7.2.2 LSB Output (Step/Direction Mode)

Output LSB reflects the LSB (least significant bit) of the programmed incremental resolution (OTP Register Bit Div0, Div1). Output Dir provides information about the rotational direction of the magnet, which may be placed above or below the device (1=clockwise; $0=$ counter clockwise; top view). Dir is updated with every LSB change. In both modes (quad A/B, step/direction), the resolution and the index output are user programmable. The index pulse indicates the zero position and is by default one angular step (1LSB) wide. However, it can be set to three LSBs by programming the Index-bit of the OTP register accordingly (see Table 20).

Incremental Power-up Lock Option. After power-up, the incremental outputs can optionally be locked or unlocked, depending on the status of the CSn pin:

- $C S n=$ low at power-up: CSn has an internal pull-up resistor and must be externally pulled low ( $\mathrm{R}_{\mathrm{ext}} \leq 5 \mathrm{k} \Omega$ ). If Csn is low at power-up,
the incremental outputs ( $A, B$, Index) will be high until the internal offset compensation is finished. This unique state ( $A=B=$ Index $=$ high ) may be used as an indicator for the external controller to shorten the waiting time at power-up. Instead of waiting for the specified maximum power up-time ( 0 ), the controller can start requesting data from the $\mathrm{AS5140H}$ as soon as the state ( $\mathrm{A}=\mathrm{B}=\mathrm{Index}=$ high) is cleared.
- CSn = high or open at power-up: In this mode, the incremental outputs ( $\mathrm{A}, \mathrm{B}$, Index) will remain at logic high state, until CSn goes low or a low pulse is applied at CSn. This mode allows intentional disabling of the incremental outputs until, for example the system microcontroller is ready to receive data.


### 7.2.3 Incremental Output Hysteresis

To avoid flickering incremental outputs at a stationary magnet position, a hysteresis is introduced. In case of a rotational direction change, the incremental outputs have a hysteresis of 2 LSB. Regardless of the programmed incremental resolution, the hysteresis of 2 LSB always corresponds to the highest resolution of 10 bit. In absolute terms, the hysteresis is set to 0.704 degrees for all resolutions. For constant rotational directions, every magnet position change is indicated at the incremental outputs (see Figure 9). For example, if the magnet turns clockwise from position „ $x+3^{\prime \prime}$ to „ $x+4^{\prime \prime}$, the incremental output would also indicate this position accordingly. A change of the magnet's rotational direction back to position " $x+3$ " means that the incremental output still remains unchanged for the duration of 2 LSB, until position " $x+2$ " is reached. Following this direction, the incremental outputs will again be updated with every change of the magnet position.

Figure 9. Hysteresis Window for Incremental Outputs


### 7.3 Pulse Width Modulation (PWM) Output

The AS5140H provides a pulse width modulated output (PWM), whose duty cycle is proportional to the measured angle:

$$
\begin{equation*}
\text { Position }=\frac{t_{\text {on }} \cdot 1025}{\left(t_{o n}+t_{\text {off }}\right)}-1 \tag{EQ2}
\end{equation*}
$$

The PWM frequency is internally trimmed to an accuracy of $\pm 5 \%$ ( $\pm 10 \%$ over full temperature range). This tolerance can be cancelled by measuring the complete duty cycle as shown above.

Figure 10. PWM Output Signal


Table 18. PWM Signal Parameters

| Symbol | Parameter | Typ | Unit | Note |
| :---: | :---: | :---: | :---: | :--- |
| fPwm $^{\text {PW }}$ MIN | PWM frequency | 0.9756 | kHz | Signal period: $1025 \mu \mathrm{~s}$ |
| PW | MIN pulse width | 1 | $\mu \mathrm{~s}$ | - Position 0d <br> - Angle 0 deg |
|  | MAX pulse width | 1024 | $\mu \mathrm{~s}$ | - Position 1023d <br> - Angle 359.65 deg |

### 7.4 Analog Output

An analog output may be generated by averaging the PWM signal, using an external active or passive lowpass filter. The analog output voltage is proportional to the angle: $0^{\circ}=0 \mathrm{~V} ; 360^{\circ}=\mathrm{VDD5V}$. Using this method, the AS5140H can be used as direct replacement of potentiometers.

Figure 11. Simple Passive $2^{\text {nd }}$ Order Lowpass Filter


$$
R 1, R 2 \geq 4 k 7 \quad C 1, C 2 \geq 1 \mu F / 6 \mathrm{~V}
$$

(EQ 3)
R1 should be $\geq 4 k 7$ to avoid loading of the PWM output. Larger values of Rx and Cx will provide better filtering and less ripple, but will also slow down the response time.

### 7.5 Brushless DC Motor Commutation Mode

Brushless DC motors require angular information for stator commutation. The AS5140H provides U-V-W commutation signals for one and two pole pair motors. In addition to the three-phase output signals, the step (LSB) output at pin 12 allows high accuracy speed measurement. Two resolutions ( 9 or 10 bit) can be selected by programming Div0 according to Table 20.

Mode 3.0 (3.1) is used for brush-less DC motors with one-pole pair rotors. The three phases ( $U, V, W$ ) are 120 degrees apart, each phase is 180 degrees on and 180 degrees off.
Mode 3.2 (3.3) is used for motors with two pole pairs requiring a higher pulse count to ensure a proper current commutation. In this case the pulse width is 256 positions, equal to 90 degrees. The precise physical angle at which the $\mathrm{U}, \mathrm{V}$ and W signals change state ("Angle" in Figure 12 and Figure 13) is calculated by multiplying each transition position by the angular value of 1 count:
Angle [deg] = Position x (360 degree / 1024)

Figure 12. U, V and V-Signals for BLDC Motor Commutation (Div1=0, Div0=0)


Figure 13. $U, V$ and $W$-Signals for 2Pole BLDC Motor Commutation (Div1=1, Div0=0)


### 7.6 Programming the AS5140H

Note: A detailed description of the austriamicrosystems low voltage polyfuse OTP programming method is given in Application Note AN514X10 , which can be downloaded from the austriamicrosystems website. The OTP programming description in this datasheet is for general information only.

After power-on, programming the $\mathrm{AS5140H}$ is enabled with the rising edge of CSn with Prog = high and CLK = low. The AS5140H programming is a one-time-programming (OTP) method, based on polysilicon fuses. The advantage of this method is that a programming voltage of only 3.3 V is required for programming. The OTP consists of 52 bits, of which 21 bits are available for user programming. The remaining 31 bits contain factory settings and a unique chip identifier (Chip-ID).
A single OTP cell can be programmed only once. Per default, the cell is " 0 "; a programmed cell will contain a " 1 ". While it is not possible to reset a programmed bit from " 1 " to " 0 ", multiple OTP writes are possible, as long as only unprogrammed " 0 "-bits are programmed to " 1 ". Independent of the OTP programming, it is possible to overwrite the OTP register temporarily with an OTP write command at any time. This setting will be cleared and overwritten with the hard programmed OTP settings at each power-up sequence or by a LOAD operation.

The OTP memory can be accessed in several ways:

- Load Operation: The Load operation reads the OTP fuses and loads the contents into the OTP register. Note that the Load operation is automatically executed after each power-on-reset.
- Write Operation: The Write operation allows a temporary modification of the OTP register. It does not program the OTP. This operation can be invoked multiple times, and will remain set while the chip is supplied with power and while the OTP register is not modified with another Write or Load operation.
- Read Operation: The Read operation reads the contents of the OTP register, for example to verify a Write command or to read the OTP memory after a Load command.
- Program Operation: The Program operation writes the contents of the OTP register permanently into the OTP ROM.
- Analog Readback Operation: The Analog Readback operation allows a quantifiable verification of the programming. For each programmed or unprogrammed bit, there is a representative analog value (in essence, a resistor value) that is read to verify whether a bit has been successfully programmed or not.


### 7.6.1 OTP Memory Assignment

Table 19. OTP Bit Assignment

| Bit | Symbol | Function |  |
| :---: | :---: | :---: | :---: |
|  | mbit1 | Factory Bit |  |
| 51 | Md0 | Incremental Output Mode Selection |  |
| 50 | Md1 |  |  |
| 49 | Div0 |  |  |
| 48 | Div1 |  |  |
| 47 | Index |  |  |
| 46 | Z0 | 10 bit Zero Position |  |
| : | : |  |  |
| 37 | Z9 |  |  |
| 36 | CCW | Direction |  |
| 35 | RAO | Redundancy Address |  |
| : | : |  |  |
| 31 | RA4 |  |  |
| 30 | FS 0 | Factory Bit |  |
| : | FS 1 | Factory Bit |  |
| 18 | FS 12 | Factory Bit |  |

Table 19. OTP Bit Assignment

| Bit | Symbol | Function |  |
| :---: | :---: | :---: | :---: |
| 17 | ChipIDO | 18 bit Chip ID | ㅇㅡㅡㄹ©응 |
| 16 | ChipID1 |  |  |
| : | : |  |  |
| 0 | ChiplD17 |  |  |
|  | mbito | Factory Bit |  |

### 7.6.2 User Selectable Settings

The AS5140H allows programming of the following user selectable options:

- Md1, MdO: Incremental Output Mode Selection.
- Div1, Div0: Divider Setting of Incremental Output.
- Index: Index Pulse Width Selection - 1LSB / 3LSB.
- Z [9:0]: Programmable Zero / Index Position.
- CCW: Counter Clockwise Bit.
$\mathrm{CCW}=0$ - angular value increases in clockwise direction.
CCW=1 - angular value increases in counterclockwise direction.
- RA [4:0]: Redundant Address. An OTP bit location addressed by this address is always set to " 1 " independent of the corresponding original OTP bit setting.


### 7.6.3 OTP Default Setting

The AS5140H can also be operated without programming. The default, un-programmed setting is as listed below.

- Md0, MD1:00 = Incremental mode = quadrature.
- Div0, Div1:00 = Incremental resolution = 10bit.
- Index:0 = Index bit width = 1LSB.
- Z9 to Z0:00 = No programmed zero position.
- CCW:0 = Clockwise operation.
- RA4 to RAO:0 = No OTP bit is selected.


### 7.6.4 Redundant Programming Option

In addition to the regular programming, a redundant programming option is available. This option allows that one selectable OTP bit can be set to " 1 " (programmed state) by writing the location of that bit into a 5 -bit address decoder. This address can be stored in bits RA5...0 in the OTP user settings.

Example: Setting RA5... 0 to " 00001 " will select bit $51=$ MDO, " 00010 " selects bit $50=$ MD1, " 10000 " selects bit $36=C C W$, etc.

### 7.6.5 OTP Register Entry and Exit Condition

To avoid accidental modification of the OTP during normal operation, each OTP access (Load, Write, Read, Program) requires a defined entry and exit procedure, using the CSn, PROG and CLK signals as shown in Figure 14.

Figure 14. OTP Access Timing Diagram


### 7.6.6 Incremental Mode Programming

The following three different incremental output modes are available:

- Mode: $\mathrm{Md1}=0 / \mathrm{MdO}=1$ sets the $\mathrm{AS5140H}$ in quadrature mode.
- Mode: $\mathrm{Md} 1=1 / \mathrm{MdO}=0$ sets the $\mathrm{AS5140H}$ in step / direction mode (see Table 2).

In both modes listed above, the incremental resolution may be reduced from 10 bit down to 9,8 or 7 bit using the divider OTP bits Div1 and Divo (see Table 20 below).

- Mode: $\operatorname{Md1} 1=1 / \mathrm{Md} 0=1$ sets the $\mathrm{AS5140H}$ in brushless DC motor commutation mode with an additional LSB incremental signal at pin 12 (PWM_LSB).

To allow programming of all bits, the default factory setting is all bits $=0$. This mode is equal to mode 1:0 (quadrature A/B, 1LSB index width, 256ppr). The absolute angular output value, by default, increases with clockwise rotation of the magnet (top view). Setting the CCW-bit (see Table 19) allows for reversing the indicated direction, e.g. when the magnet is placed underneath the IC:

- CCW = 0 - angular value increases clockwise;
- CCW = 1 - angular value increases counterclockwise.

By default, the zero / index position pulse is one LSB wide. It can be increased to a three LSB wide pulse by setting the Index-bit of the OTP register. Further programming options (commutation modes) are available for brushless DC motor-control.

Md1 $=\mathrm{Md} 0=1$ changes the incremental output pins 3, 4 and 6 to a 3-phase commutation signal. Div1 defines the number of pulses per revolution for either a two-pole (Div1=0) or four-pole (Div1=1) rotor.
In addition, the LSB is available at pin 12 (the LSB signal replaces the PWM-signal), which allows for high rotational speed measurement of up to 10.000 rpm .

Table 20. One Time Programmable (OTP) Register Options

| Mode | OTP-Mode-Register-Bit |  |  |  |  | Pin\# |  |  |  | Pulses per Revolution ppr | Incremental Resolution bit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Md1 | MdO | Div1 | Div0 | Index | 3 | 4 | 6 | 12 |  |  |
| Default (Mode0.0) ${ }^{1}$ | 0 | 0 | 0 | 0 | 0 | A | B | 1LSB | PWM 10 bit | $2 \times 256$ | 10 |
| quadAB-Mode1.0 | 0 | 1 | 0 | 0 | 0 |  |  | 1LSB |  |  |  |
| quadAB-Mode1.1 | 0 | 1 | 0 | 0 | 1 |  |  | 3LSBs |  |  |  |
| quadAB-Mode1.2 | 0 | 1 | 0 | 1 | 0 |  |  | 1LSB |  | $2 \times 128$ | 9 |
| quadAB-Mode1.3 | 0 | 1 | 0 | 1 | 1 |  |  | 3LSBs |  |  |  |
| quadAB-Mode1.4 | 0 | 1 | 1 | 0 | 0 |  |  | 1LSB |  | $2 \times 64$ | 8 |
| quadAB-Mode1.5 | 0 | 1 | 1 | 0 | 1 |  |  | 3LSBs |  |  |  |
| quadAB-Mode1.6 | 0 | 1 | 1 | 1 | 0 |  |  | 1LSB |  | $2 \times 32$ | 7 |
| quadAB-Mode1.7 | 0 | 1 | 1 | 1 | 1 |  |  | 3LSBs |  |  |  |
| Step/Dir-Mode2.0 | 1 | 0 | 0 | 0 | 0 | LSB | Dir | 1LSB | PWM <br> 10 bit | 512 | 10 |
| Step/Dir-Mode2.1 | 1 | 0 | 0 | 0 | 1 |  |  | 3LSBs |  |  |  |
| Step/Dir -Mode2.2 | 1 | 0 | 0 | 1 | 0 |  |  | 1LSB |  | 256 | 9 |
| Step/Dir -Mode2.3 | 1 | 0 | 0 | 1 | 1 |  |  | 3LSBs |  |  |  |
| Step/Dir -Mode2.4 | 1 | 0 | 1 | 0 | 0 |  |  | 1LSB |  | 128 | 8 |
| Step/Dir -Mode2.5 | 1 | 0 | 1 | 0 | 1 |  |  | 3LSBs |  |  |  |
| Step/Dir -Mode2.6 | 1 | 0 | 1 | 1 | 0 |  |  | 1LSB |  |  |  |
| Step/Dir -Mode2.7 | 1 | 0 | 1 | 1 | 1 |  |  | 3LSBs |  |  |  |
| Commutation-Mode3.0 | 1 | 1 | 0 | 0 | 0 | $\mathrm{U}\left(0^{\circ}\right)$ | $\mathrm{V}\left(120^{\circ}\right)$ | W(240ㅇ) | LSB | $3 \times 1$ | 10 |
| Commutation-Mode3.1 | 1 | 1 | 0 | 1 | 0 |  |  |  |  |  | 9 |
| Commutation-Mode3.2 | 1 | 1 | 1 | 0 | 0 | $\begin{gathered} U^{\prime} \\ \left(0^{\circ}, 18\right. \\ \left.0^{\circ}\right) \end{gathered}$ | $\begin{gathered} V^{\prime} \\ \left(60^{\circ}, 240^{\circ}\right. \\ \hline \end{gathered}$ | $\begin{gathered} W^{\prime} \\ \left(120^{\circ}, 300^{\circ}\right) \end{gathered}$ | LSB | $2 \times 3$ | 10 |
| Commutation-Mode3.3 | 1 | 1 | 1 | 1 | 0 |  |  |  |  |  | 9 |

1. Div1, Div0 and Index cannot be programmed in Mode 0:0

### 7.6.7 Zero Position Programming

Zero position programming is an OTP option that simplifies assembly of a system, as the magnet does not need to be manually adjusted to the mechanical zero position. Once the assembly is completed, the mechanical and electrical zero positions can be matched by software. Any position within a full turn can be defined as the permanent new zero/index position. For zero position programming, the magnet is turned to the mechanical zero position (e.g. the "off"-position of a rotary switch) and the actual angular value is read.

### 7.7 Alignment Mode

The alignment mode simplifies centering the magnet over the center of the chip to gain maximum accuracy. Alignment mode can be enabled with the falling edge of CSn while Prog = logic high (see Figure 16). The Data bits D9-DO of the SSI change to a 10 -bit displacement amplitude output. A high value indicates large X or Y displacement, but also higher absolute magnetic field strength. The magnet is properly aligned, when the difference between highest and lowest value over one full turn is at a minimum. Under normal conditions, a properly aligned magnet will result in a reading of less than 128 over a full turn. The MagINCn and MagDECn indicators will be $=1$ when the alignment mode reading is $<128$. At the same time, both hardware pins MagINCn (\#1) and MagDECn (\#2) will be pulled to VSS. A properly aligned magnet will therefore produce a MagINCn = MagDECn = 1 signal throughout a full $360^{\circ}$ turn of the magnet. Stronger magnets or short gaps between magnet and IC may show values larger than 128 . These magnets are still properly aligned as long as the difference between highest and lowest value over one full turn is at a minimum. The Alignment mode can be reset to normal operation by a power-on-reset (disconnect / re-connect power supply) or by a falling edge on CSn with Prog = low.

Figure 15. Enabling the Alignment Mode


Figure 16. Exiting Alignment Mode


### 7.8 3.3V / 5V Operation

The AS 5140 H operates either at $3.3 \mathrm{~V} \pm 10 \%$ or at $5 \mathrm{~V} \pm 10 \%$. This is made possible by an internal 3.3 V Low-Dropout (LDO) voltage regulator. The internal supply voltage is always taken from the output of the LDO, meaning that the internal blocks are always operating at 3.3V. For 3.3V operation, the LDO must be bypassed by connecting VDD3V3 with VDD5V (see Figure 17).

For 5 V operation, the 5 V supply is connected to pin VDD5V, while VDD3V3 (LDO output) must be buffered by a $2.2 . . .10 \mu \mathrm{~F}$ capacitor, which is supposed to be placed close to the supply pin (see Figure 17). The VDD3V3 output is intended for internal use only. It must not be loaded with an external load.

The output voltage of the digital interface I/O's corresponds to the voltage at pin VDD5V, as the I/O buffers are supplied from this pin (see Figure 17). A buffer capacitor of 100 nF is recommended in both cases close to pin VDD5V.

Note that pin VDD3V3 must always be buffered by a capacitor. It must not be left floating, as this may cause an instable internal 3.3 V supply voltage, which may lead to larger than normal jitter of the measured angle.

Figure 17. Connections for 5V / 3.3V Supply Voltages


### 7.9 Choosing the Proper Magnet

Typically the magnet should be 6 mm in diameter and $\geq 2.5 \mathrm{~mm}$ in height. Magnetic materials such as rare earth AINiCo, $\mathrm{SmCo5}$ or NdFeB are recommended. The magnet's field strength perpendicular to the die surface should be verified using a gaussmeter. The magnetic field $B_{v}$ at a given distance, along a concentric circle with a radius of $1.1 \mathrm{~mm}(\mathrm{R1})$, should be in the range of $\pm 45 \mathrm{mT} \ldots \pm 75 \mathrm{mT}$. (see Figure 18).

### 7.9.1 Physical Placement of the Magnet

The best linearity can be achieved by placing the center of the magnet exactly over the defined center of the IC package as shown in Figure 19.
Magnet Placement. The magnet's center axis should be aligned within a displacement radius $R_{d}$ of 0.25 mm from the defined center of the IC with reference to the edge of pin \#1 (see Figure 19). This radius includes the placement tolerance of the chip within the SSOP-16 package (+/0.235 mm ). The displacement radius $\mathrm{R}_{\mathrm{d}}$ is 0.485 mm with reference to the center of the chip (see Alignment Mode on page 22).

The vertical distance should be chosen such that the magnetic field on the die surface is within the specified limits (see Figure 18). The typical distance " $z$ " between the magnet and the package surface is 0.5 mm to 1.8 mm with the recommended magnet ( $6 \mathrm{~mm} \times 2.5 \mathrm{~mm}$ ). Larger gaps are possible, as long as the required magnetic field strength stays within the defined limits. A magnetic field outside the specified range may still produce usable results, but the out-of-range condition will be indicated by MagINCn (pin 1) and MagDECn (pin 2), (see Table 16).

Figure 18. Typical Magnet and Magnetic Field Distribution


Figure 19. Defined IC Center and Magnet Displacement Radius


