



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# AS5165

## AUTOMOTIVE Angle Position Sensor with SENT J2716

### 1 General Description

The AS5165 is a contactless magnetic angle position sensor for accurate angular measurement over a full turn of 360°. A sub range can be programmed to achieve the best resolution for the application. It is a system-on-chip, combining integrated Hall elements, analog front end, digital signal processing and best in class automotive protection features in a single device.

To measure the angle, only a simple two-pole magnet, rotating over the center of the chip, is required. The magnet may be placed above or below the IC.

The absolute angle measurement provides instant indication of the magnet's angular position with a programmable resolution of 0.022° = 16384 positions per revolution. According to this resolution the adjustment of the application specific mechanical positions are possible. The angular output data is available over the SENT J2716 interface.

The AS5165 operates at a supply voltage of 5V and the supply and output pins are protected against overvoltage up to +27V. In addition the supply pins are protected against reverse polarity up to -18V.


### 2 Key Features

- 360° contactless high resolution angular position encoding
- User programmable start and end point of the application region
- User programmable clamping levels and programming of the transition point
- Wide temperature range: - 40°C to + 150°C
- Small Pb-free package: TSSOP 14

### 3 Applications

The AS5165 is suitable for Automotive applications like throttle and valve position sensing and several power train applications.

Figure 1. AS5165 Block Diagram




## Contents

1	General Description .....	1
2	Key Features.....	1
3	Applications.....	1
4	Pin Assignments .....	3
4.1	Pin Descriptions.....	3
5	Absolute Maximum Ratings .....	4
6	Electrical Characteristics.....	5
6.1	Operating Conditions.....	5
6.2	Magnetic Input Specification.....	5
6.3	Electrical System Specifications.....	6
6.4	Timing Characteristics .....	7
7	Detailed Description.....	8
7.1	Operation.....	9
7.1.1	VDD Voltage Monitor.....	9
7.2	Output Characteristic .....	9
7.2.1	Programming Parameters.....	10
7.2.2	Application Specific Angular Range Programming .....	10
7.2.3	Application Specific Programming of the Break Point .....	11
7.2.4	Full Scale Mode .....	11
7.2.5	Resolution of the Parameters .....	12
7.2.6	SENT Output Driver Parameters .....	12
8	Application Information .....	13
8.1	Programming the AS5165.....	13
8.1.1	Hardware Setup.....	13
8.1.2	Protocol Timing and Commands of Single Pin Interface .....	14
8.2	OTP Programming Data .....	23
8.2.1	Read / Write User Data.....	27
8.2.2	Programming Procedure.....	27
8.3	Choosing the Proper Magnet .....	28
8.3.1	Physical Placement of the Magnet .....	29
8.3.2	Magnet Placement.....	29
9	Package Drawings and Markings .....	30
10	Ordering Information.....	32

## 4 Pin Assignments

Figure 2. TSSOP-14 Pin Configuration



### 4.1 Pin Descriptions

Table 1. TSSOP-14 Pin Descriptions

Pin Name	Pin Number	Pin Type	Description
VDD	1	Supply pin	<b>Positive supply pin.</b> This pin is overvoltage protected.
VDD5	2	Supply pin	<b>4.5V- Regulator output, internally regulated from VDD.</b> This pin needs an external ceramic capacitor of 2.2 $\mu$ F
NC	3	Multi purpose pin	<b>Test pins for fabrication.</b> Connected to ground in the application.
VDD3	4	Supply pin	<b>3.45V- Regulator output, internally regulated from VDD5.</b> This pin needs an external ceramic capacitor of 2.2 $\mu$ F
GNDA	5	Supply pin	<b>Analog ground pin.</b> Connected to ground in the application.
NC	6	Multi purpose pin	<b>Test pins for fabrication.</b> Connected to ground in the application.
NC	7	Multi purpose pin	<b>Test pins for fabrication.</b> Open in the application.
GNDD	8	Supply pin	<b>Digital ground pin.</b> Connected to ground in the application.
NC	9	Multi purpose pin	<b>Test pins for fabrication.</b> Connected to ground in the application.
NC	10	Multi purpose pin	<b>Test pins for fabrication.</b> Connected to ground in the application.
NC	11	NC	Unconnected (not bonded)
GNDD	12	Supply pin	<b>Analog ground pin.</b> Connected to ground in the application.
NC	13	Multi purpose pin	<b>Test pins for fabrication.</b> Connected to ground in the application.
OUT	14	Multi purpose pin	<b>SENT output pin.</b>

## 5 Absolute Maximum Ratings

Stresses beyond those listed in [Table 2](#) may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in [Electrical Characteristics on page 5](#) is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Table 2. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units	Comments
VDD	DC supply voltage at pin VDD Overvoltage	-18	27	V	No operation
VOUT	Output voltage OUT	-0.3	27	V	permanent
VDD3	DC supply voltage at pin VDD3	-0.3	5.5	V	
VDD5	DC supply voltage at pin VDD5	-0.3	7	V	
I <sub>SCR</sub>	Input current (latchup immunity)	-100	100	mA	Norm: JEDEC 78
ESD	Electrostatic discharge		±4	kV	Norm: MIL 883 E method 3015 VDD, GND, OUT and KDOWN Pin. All other pins ±2 kV
T <sub>Strg</sub>	Storage temperature	-55	150	°C	Min -67°F; Max +257°F
T <sub>BODY</sub>	Body temperature (Lead-free package)		260	°C	t=20 to 40s, The reflow peak soldering temperature (body temperature) specified is in accordance with IPC/JEDEC J-STD-020C "Moisture/Reflow Sensitivity Classification for Non-Hermetic Solid State Surface Mount Devices". The lead finish for Pb-free leaded packages is matte tin (100% Sn).
H	Humidity non-condensing	5	85	%	

## 6 Electrical Characteristics

### 6.1 Operating Conditions

Table 3. Operating Conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Units
T <sub>AMB</sub>	Ambient temperature	-40°F...+302°F	-40		+150	°C
I <sub>SUPP</sub>	Supply current				15	mA
V <sub>DD</sub>	Supply voltage at pin VDD	5V Operation	4.5	5.0	5.5	V
V <sub>DD3</sub>	Voltage regulator output voltage at pin VDD3		3.3	3.45	3.6	
V <sub>DD5</sub>	Voltage regulator output voltage at pin VDD5			4.5		

### 6.2 Magnetic Input Specification

T<sub>AMB</sub> = -40 to +150°C, V<sub>DD5</sub> = 4.5-5.5V (5V operation) unless otherwise noted.

#### Two-pole cylindrical diametrically magnetized source:

Table 4. Magnetic Input Specification

Symbol	Parameter	Conditions	Min	Typ	Max	Units
d <sub>mag</sub>	Diameter	Recommended magnet: Ø 6mm x 2.5mm for cylindrical magnets		6		mm
t <sub>mag</sub>	Thickness		2.5			mm
B <sub>pk</sub>	Magnetic input field amplitude	Required vertical component of the magnetic field strength on the die's surface, measured along a concentric circle with a radius of 1.1mm	30		70	mT
B <sub>off</sub>	Magnetic offset	Constant magnetic stray field			±10	mT
	Field non-linearity	Including offset gradient			5	%
Disp	Displacement radius	Offset between defined device center and magnet axis (see Figure 25). Dependant on the selected magnet.		0.25	1	mm
Ecc	Eccentricity	Eccentricity of magnet center to rotational axis		100		µm
	Recommended magnet material and temperature drift	NdFeB (Neodymium Iron Boron)		-0.12		%K
		SmCo (Samarium Cobalt)		-0.035		

### 6.3 Electrical System Specifications

T<sub>AMB</sub> = -40 to +150°C, VDD = 4.5-5.5V (5V operation) unless otherwise noted.

Table 5. Electrical System Specifications

Symbol	Parameter	Conditions	Min	Typ	Max	Units
RES	Resolution SENT Output				12	bit
INL <sub>opt</sub>	Integral non-linearity (optimum) 360 degree full turn	Maximum error with respect to the best line fit. Centered magnet without calibration, T <sub>AMB</sub> = 25°C. This is specified over 360 degrees. A sub range may improve the non-linearity.			±0.5	deg
INL <sub>temp</sub>	Integral non-linearity (optimum) 360 degree full turn	Maximum error with respect to the best line fit. Centered magnet without calibration, T <sub>AMB</sub> = -40 to +150°C. This is specified over 360 degrees. A sub range may improve the non-linearity.			±0.9	deg
INL	Integral non-linearity 360 degree full turn	Best line fit = (Err <sub>max</sub> - Err <sub>min</sub> ) / 2 Over displacement tolerance with 6mm diameter magnet, without calibration, T <sub>AMB</sub> = -40 to +150°C. This is specified over 360 degrees. A sub range may improve the non-linearity			±1.4	deg
TN	Transition noise	1 sigma		0.06		Deg RMS
VON	Power-on reset thresholds On voltage; 300mV typical hysteresis	DC supply voltage 3.3V (VDD3)	1.37	2.2	2.9	V
VOFF	Power-on reset thresholds Off voltage; 300mV typical hysteresis		1.08	1.9	2.6	
t <sub>PwrUp</sub>	Power-up time				10	ms
t <sub>delay</sub>	System propagation delay absolute output: delay of ADC, DSP and absolute interface	Fast mode, times 2 in slow mode			100	µs

**Note:** The INL performance is specified over the full turn of 360 degrees. An operation in an angle segment increases the accuracy. A two point linearization is recommended to achieve the best INL performance for the chosen angle segment.

## 6.4 Timing Characteristics

Table 6. Timing Conditions

Symbol	Parameter	Conditions	Min	Typ	Max	Units
FRCOT	Internal Master Clock	$\pm 10\%$	4.05	4.5	4.95	MHz
TCLK	Interface Clock Time	$TCLK = 1 / FRCOT$		222.2		ns
T1	Bit first level			128		TCLK
T2	Bit second level			384		TCLK
TBIT	Bit Time			512		TCLK
START	Packet start			1		TBIT
PACKET	Packet			20		TBIT
IDLE	Idle Time			1		TBIT
TSW	Switch Time			10		TBIT
TDETWD	WatchDog error detection time				12	ms



## 7 Detailed Description

The AS5165 is manufactured in a CMOS process and uses a spinning current Hall technology for sensing the magnetic field distribution across the surface of the chip.

The integrated Hall elements are placed around the center of the device and deliver a voltage representation of the magnetic field at the surface of the IC.

Through Sigma-Delta Analog / Digital Conversion and Digital Signal-Processing (DSP) algorithms, the AS5165 provides accurate high-resolution absolute angular position information. For this purpose, a Coordinate Rotation Digital Computer (CORDIC) calculates the angle and the magnitude of the Hall array signals.

The DSP is also used to provide digital information at the outputs that indicate movements of the used magnet towards or away from the device's surface.

A small low cost diametrically magnetized (two-pole) standard magnet provides the angular position information (see Figure 24).

The AS5165 senses the orientation of the magnetic field and calculates a 14-bit binary code. This code is mapped to a programmable output characteristic. A 12-bit output data and diagnostic bits are transmitted by the SENT J2716 output. This signal is available at the pin 14 (**OUT**).

The SENT output can be configured in many ways. The application angular region can be programmed in a user friendly way. The start angle position **T1** and the end point **T2** can be set and programmed according the mechanical range of the application with a resolution of 14 bits. In addition, the **T1Y** and **T2Y** parameter can be set and programmed according to the application. The transition point 0 to 360 degree can be shifted using the break point parameter **BP**. This point is programmable with a high resolution of 14 bits of 360 degrees. The voltage for clamping level low **CLL** and clamping level high **CLH** can be programmed with a resolution of 8 bits. Both levels are individually adjustable.

The AS5165 is configured by default in the single secure sensor format described in Appendix (Section A.3) of SAE-J2716 definition. It is possible to program the device to implement the Single Sensor format described in Appendix (Section A.4) of the SAE-J2716. This selection is programmed by the **RollCnt** user bit.

The output parameters can be programmed in an OTP register. No additional voltage is required to program the AS5165. The setting may be overwritten at any time and will be reset to default when power is cycled. To make the setting permanent, the OTP register must be programmed by using a lock bit and the content could be frozen for ever.

The AS5165 is tolerant to magnet misalignment and unwanted external magnetic fields due to differential measurement technique and Hall sensor conditioning circuitry.

Figure 3. Typical Arrangement of AS5165 and Magnet




## 7.1 Operation

The AS5165 operates at  $5V \pm 10\%$ , using two internal Low-Dropout (LDO) voltage regulators. For operation, the 5V supply is connected to pin **VDD**. While **VDD3** and **VDD5** (LDO outputs) must be buffered by  $2.2\mu F$  capacitors, the **VDD** requires a  $1\mu F$  capacitor. All capacitors (low ESR ceramic) are supposed to be placed close to the supply pins (see Figure 4).

The **VDD3** and **VDD5** outputs are intended for internal use only. It must not be loaded with an external load.

Figure 4. Connections for 5V Supply Voltages



**Note:** The pins **VDD3** and **VDD5** must always be buffered by a capacitor. It must not be left floating, as this may cause instable internal supply voltages which may lead to larger output jitter of the measured angle.

The supply pins are overvoltage protected up to 27V. In addition, the device has a reverse polarity protection.

### 7.1.1 VDD Voltage Monitor

**VDD Overvoltage Management.** If the voltage applied to the VDD pin exceeds the overvoltage upper threshold for longer than the detection time, then the device enters a low power mode reducing the power consumption. When the overvoltage event has passed and the voltage applied to the VDD pin falls below the overvoltage lower threshold for longer than the recovery time, then the device enters the normal mode.

**VDD5 Undervoltage Management.** When the voltage applied to the VDD5 pin falls below the undervoltage lower threshold for longer than the  $VDD5\_detection$  time, then the device stops the clock of the digital part and the output drivers are turned off to reduce the power consumption. When the voltage applied to the VDD5 pin exceeds the VDD5 undervoltage upper threshold for longer than the  $VDD5\_recovery$  time, then the clock is restarted and the output drivers are turned on.

## 7.2 Output Characteristic

The pin **OUT** provides the SENT output format with a push/pull output driver.

The DSP maps the application range to the output characteristic. An inversion of the slope is also programmable to allow inversion of the rotation direction.

## 7.2.1 Programming Parameters

The analog output voltage modes are programmable by OTP. Depending on the application, the analog output can be adjusted. The user can program the following application specific parameters:

T1	Mechanical angle start point
T2	Mechanical angle end point
T1C	Output code at the T1 position
T2C	Output code at the T2 position
CLL	Clamping Level Low
CLH	Clamping Level High
BP	Break point (transition point 0 to 360 degree)

These parameters are input parameters. The parameters are converted over the provided programming software and programmer and finally written into the AS5165 128 bit OTP memory.

## 7.2.2 Application Specific Angular Range Programming

The application range can be selected by programming **T1** with a related **T1C** and **T2** with a related **T2C** into the AS5165. The internal gain factor is calculated automatically. The clamping levels **CLL** and **CLH** can be programmed independent from the **T1** and **T2** position and both levels can be separately adjusted.

Figure 5. Programming of an Individual Application Range





Figure 5 shows a simple example of the selection of the range. The mechanical starting point **T1** and the mechanical end point **T2** are defining the mechanical range. A sub range of the internal Cordic output range is used and mapped to the needed output characteristic. The output signal has 12-bit, hence the level **T1C** and **T2C** can be adjusted with this resolution. As a result of this level and the calculated slope, the clamping region low is defined. The break point **BP** defines the transition between **CLL** and **CLH**. In this example, the **BP** is set to 0 degree. The **BP** is also the end point of the clamping level high **CLH**. This range is defined by the level **CLH** and the calculated slope. Both clamping levels can be set independently from each other. The minimum application range is 10 degrees. In addition, the **BP** parameter specifies the used sector. The **BP** parameter must be set outside of the application range.

### 7.2.3 Application Specific Programming of the Break Point

The break point **BP** can be programmed as well with a resolution of 14 bits. This is important when the default transition point is inside the application range. In such a case, the default transition point must be shifted out of the application range. The parameter **BP** defines the new position. The function can be used also for an on-off indication.


Figure 6. Individual Programming of the Break Point BP



### 7.2.4 Full Scale Mode

Without programming the parameters **T1** and **T2**, the AS5165 is in the full scale mode.

Figure 7. Full Scale Mode



For simplification, Figure 7 describes a linear output format. Due to the digital output, a rail to rail operation is possible. (as indicated Figure 7).

### 7.2.5 Resolution of the Parameters

The programming parameters have a wide resolution up to 14 bits.

Table 7. Resolution of the Programming Parameters

Symbol	Parameter	Resolution	Note
T1	Mechanical angle start point	14 bits	000h – FFFh
T2	Mechanical angle stop point	14 bits	000h – FFFh
T1C	Output Code at mechanical start point	12 bits	000h – 3FFh
T2C	Output Code at mechanical end point	12 bits	000h – 3FFh
CLL	Clamping level low	8 bits	4080 LSBs is the maximum level
CLH	Clamping level high	8 bits	15 LSBs is the minimum level
BP	Break point	14 bits	000h – FFFh

Figure 8. Overview of the Angular Output Voltage




Figure 8 gives an overview of the different ranges.

### 7.2.6 SENT Output Driver Parameters

The output stage is configured in a push-pull output. Therefore it is possible to sink and source currents.

## 8 Application Information

The benefits of AS5165 are as follows:

- Unique fully differential patented solution
- Insensitive to external magnetic stray fields
- Best protections for automotive applications
- Easy to program
- Ideal for applications in harsh environments due to contactless position sensing
- Robust system, tolerant to magnet misalignment, air gap variations, temperature variations
- No calibration required because of inherent accuracy

### 8.1 Programming the AS5165

The AS5165 programming is a one-time-programming (OTP) method, based on polysilicon fuses. The advantage of this method is that no additional programming voltage is needed. The internal LDO provides the current for programming.

The OTP consists of 128 bits; several bits are available for user programming. In addition, the factory settings are stored in the OTP memory. Both regions are independently lockable by built-in lock bits.

A single OTP cell can be programmed only once. By default, the cell is "0"; a programmed cell will contain a "1". While it is not possible to reset a programmed bit from "1" to "0", multiple OTP writes are possible, as long as only unprogrammed "0"-bits are programmed to "1".


Independent of the OTP programming, it is possible to overwrite the OTP register temporarily with an OTP write command. This is possible only if the user lock bit is not programmed.

Due to the programming over the output pin, the device will initially start in the communication mode. In this mode the digital angle value can be read with a specific protocol format. It is a bidirectional communication possible. Parameters can be written into the device. A programming of the device is triggered by a specific command. With another command (pass2func) the device can be switched into operation mode. In case of a programmed user lock bit, the AS5165 automatically starts up in the functional operation mode. No communication of the specific protocol is possible after this.

#### 8.1.1 Hardware Setup

For OTP memory access, the pin OUT and the supply connection is required. Without the programmed **Mem\_Lock\_USER** OTP bit, the device will start up in the communication mode and will remain into an IDLE operation mode. The pull up resistor  $R_{\text{Communication}}$  is required during startup.

Figure 9. Programming Schematic of the AS5165



### 8.1.2 Protocol Timing and Commands of Single Pin Interface

During the communication mode, the output level is defined by the external pull up resistor  $R_{\text{Communication}}$ . The output driver of the device is in tri-state. The bit coding (shown in Figure 10) has been chosen in order to allow the continuous synchronization during the communication, which can be required due to the tolerance of the internal clock frequency. Figure 10 shows how the different logic states '0' and '1' are defined. The period of the clock  $T_{\text{CLK}}$  is defined with 222.2 ns.

The voltage levels  $V_H$  and  $V_L$  are CMOS typical.

Each frame is composed by 20 bits. The 4 MSB (CMD) of the frame specifies the type of command that is passed to the AS5165. 16 data bits contain the communication data. There will be no operation in case of the usage of a not specified CMD. The sequence is oriented in a way that the LSB of the data is coming first followed by the command. Depending on the command the number of frames is different. The single pin programming interface block of the AS5165 can operate in slave communication or master communication mode. In the slave communication mode, the AS5165 receives the data organized in frames. The programming tool is the driver of the single communication line and can pull down the level. In case of the master communication mode, the AS5165 transmits data in the frame format. The single communication line can be pulled down by the AS5165.

Figure 10. Bit Coding of the Single Pin Programming Interface




Figure 11. Protocol Definition






Table 8. OTP Commands and Communication Interface Modes

Possible Interface Commands	Description	AS5165 Communication Mode	Command CMD	Number of Frames
UNBLOCK	Resets the interface	SLAVE	0x0	1
WRITE128	Writes 128 bits (user+ factory settings) into the device	SLAVE	0x9 (0x1)	8
READ128	Read 128 bits (user+ factory settings) from the device	SLAVE and MASTER	0xA	9
UPLOAD	Transfers the register content into the OTP memory	SLAVE	0x6	1
DOWNLOAD	Transfers the OTP content to the register content	SLAVE	0x5	1
FUSE	Command for permanent programming	SLAVE	0x4	1
PASS2FUNC	Change operation mode from communication to operation	SLAVE	0x7	1
READ	Read related to address the user data	SLAVE and MASTER	0xB	2
WRITE	Write related to address the user data	SLAVE	0xC	1

**Note:** The command CMD 0x2 is reserved for AMS test purpose.

When single pin programming interface bus is in high impedance state, the logical level of the bus is held by the pull up resistor  $R_{Communication}$ . Each communication begins by a condition of the bus level which is called START. This is done by forcing the bus in logical low level (done by the programmer or AS5165 depending on the communication mode). Afterwards the bit information of the command is transmitted as shown in Figure 12.

Figure 12. Bus Timing for the WRITE128 Command






Figure 13. Bus Timing for the READ128 Command



In case of READ or READ128 command (Figure 13) the idle phase between the command and the answer is 10 TBIT (TSW).

Figure 14. Bus Timing for the READ Commands




In case of a WRITE command, the device stays in slave communication mode and will not switch to master communication mode.

When using other commands like DOWNLOAD, UPLOAD, etc. instead of READ or WRITE, it does not matter what is written in the address fields (ADDR1, ADDR2).


**Unblock.** The Unblock command can be used to reset only the one-wire interface of the AS5165 in order to recover the possibility to communicate again without the need of a POR after a stacking event due to noise on the bus line or misalignment with the AS5165 protocol. The command is composed by a not idle phase of at least 6 TBIT followed by a packet with all 20 bits at zero (see Figure 15).

Figure 15. Unblock Sequence



**WRITE128.** Figure 16 shows the format of the frame and the command.

Figure 16. Frame Organization of the WRITE128 Command



The command contains 8 frames. With this command the AS5165 is only receiving frames. This command will transfer the data in the special function registers (SFRs) of the device. The data is not permanent programmed using this command.

Table 9 describes the organization of the OTP data bits.


The access is performed with CMD field set to 0x9. The next 7 frames with CMD field set to 0x1. The 2 bytes of the first command will be written at address 0 and 1 of the SFRs, the 2 bytes of the second at address 2 and 3 and so on in order to cover all the 16 bytes of the 128 SFRs.

**Note:** It is important to always complete the command. All 8 frames are needed. In case of a wrong command or a communication error a power on reset must be performed.

The device will be delivered with the programmed **Mem\_Lock\_AMS** OTP bit. This bit locks the content of the factory settings. It is impossible to overwrite this particular region. The written information will be ignored.

**READ128.** Figure 17 shows the format of the frame and the command.

Figure 17. Frame Organization of the READ128 Command




The command is composed by a first frame transmitted to the AS5165. The device is in slave communication mode. The device remains for the time  $T_{SWITCH}$  in IDLE mode before changing into the master communication mode. The AS5165 starts to send 8 frames. This command will read the SFRs. The numbering of the data bytes correlates with the address of the related SFR.

An even parity bit is used to guarantee a correct data transmission. Each parity (P) is related to the frame data content of the 16 bit word. The MSB of the CMD dummy (P) is reserved for the parity information.

**DOWNLOAD.** Figure 18 shows the format of the frame.

Figure 18. Frame Organization of the DOWNLOAD Command




The command consists of one frame received by the AS5165 (slave communication mode). The OTP cell fuse content will be downloaded into the SFRs.

The access is performed with CMD field set to 0x5.

**UPLOAD.** Figure 19 shows the format of the frame.

Figure 19. Frame Organization of the UPLOAD Command




The command consists of one frame received by the AS5165 (slave communication mode) and transfers the data from the SFRs into the OTP fuse cells. The OTP fuses are not permanent programmed using this command.

The access is performed with CMD field set to 0x6.

**FUSE.** Figure 20 shows the format of the frame.

Figure 20. Frame Organization of the FUSE Command




The command consists of one frame received by the AS5165 (slave communication mode) and it is giving the trigger to permanent program the non volatile fuse elements.

The access is performed with CMD field set to 0x4.

**Note:** After this command, the device automatically starts to program the built-in programming procedure. It is not allowed to send other commands during this programming time. This time is specified to 4ms after the last CMD bit.

**PASS2FUNC.** Figure 21 shows the format of the frame.

Figure 21. Frame Organization of the PASS2FUNC Command




The command consists of one frame received by the AS5165 (slave communication mode). This command stops the communication receiving mode, releases the reset of the DSP of the AS5165 device and starts to work in functional mode with the values of the SFR currently written.

The access is performed with CMD field set to 0x7.

**READ.** Figure 22 shows the format of the frame.

Figure 22. Frame Organization of the READ Command



The command is composed by a first frame sent to the AS5165. The device is in slave communication mode. The device remains for the time  $T_{SWITCH}$  in IDLE mode before changing into the master communication mode. The AS5165 starts to send the second frame transmitted by the AS5165.

The access is performed with CMD field set to 0xB.


When the AS5165 has received the first frame, it sends a frame with data value of the address specified in the field of the first frame.

Table 10 shows the possible readable data information for the AS5165 device.

An even parity bit is used to guarantee a correct data transmission. The parity bit (P) is generated by the 16 data bits. The MSB of the CMD dummy (P) is reserved for the parity information.

**WRITE.** Figure 23 shows the format of the frame.

Figure 23. Frame Organization of the WRITE Command



The command consists of one frame received by the AS5165 (slave communication mode). The data byte will be written to the address. The access is performed with CMD field set to 0xC.

Table 10 shows the possible write data information for the AS5165 device.

**Note:** It is not recommended to access OTP memory addresses using this command.

## 8.2 OTP Programming Data

Table 9. OTP Data Organization

Data Byte	Bit Number	Symbol	Default	Description	
DATA15 (0x0F)	0	AMS_Test	FS	AMS Test area	Factory Settings
	1	AMS_Test	FS		
	2	AMS_Test	FS		
	3	AMS_Test	FS		
	4	AMS_Test	FS		
	5	AMS_Test	FS		
	6	AMS_Test	FS		
	7	AMS_Test	FS		
DATA14 (0x0E)	0	AMS_Test	FS	Chip ID	Customer Settings
	1	AMS_Test	FS		
	2	AMS_Test	FS		
	3	AMS_Test	FS		
	4	ChipID<0>	FS		
	5	ChipID<1>	FS		
	6	ChipID<2>	FS		
	7	ChipID<3>	FS		
DATA13 (0x0D)	0	ChipID<4>	FS	Chip ID	Customer Settings
	1	ChipID<5>	FS		
	2	ChipID<6>	FS		
	3	ChipID<7>	FS		
	4	ChipID<8>	FS		
	5	ChipID<9>	FS		
	6	ChipID<10>	FS		
	7	ChipID<11>	FS		
DATA12 (0x0C)	0	ChipID<12>	FS	Chip ID	Customer Settings
	1	ChipID<13>	FS		
	2	ChipID<14>	FS		
	3	ChipID<15>	FS		
	4	ChipID<16>	FS		
	5	ChipID<17>	FS		
	6	ChipID<18>	FS		
	7	ChipID<19>	FS		
DATA11 (0x0B)	0	ChipID<20>	FS	Lock of the Factory Setting Area	Customer Settings
	1	MemLock_AMS	1		



Table 9. OTP Data Organization

Data Byte	Bit Number	Symbol	Default	Description	
	2	KD<0>	0	Kick Down Threshold	<b>Customer Settings</b>
	3	KD<1>	0		
	4	KD<2>	0		
	5	KD<3>	0		
	6	KD<4>	0		
	7	KD<5>	0		
DATA10 (0x0A)	0	ClampLow<0>	0	Clamping Level Low	
	1	ClampLow<1>	0		
	2	ClampLow<2>	0		
	3	ClampLow<3>	0		
	4	ClampLow<4>	0		
	5	ClampLow<5>	0		
	6	ClampLow<6>	0		
	7	DITH_DISABLE	0	DAC12/DAC10 Mode	
DATA9 (0x09)	0	ClampHi<0>	0	Clamping Level High	
	1	ClampHi<1>	0		
	2	ClampHi<2>	0		
	3	ClampHi<3>	0		
	4	ClampHi<4>	0		
	5	ClampHi<5>	0		
	6	ClampHi<6>	0		
	7	DIAG_HIGH	0	Diagnostic Mode, default =0 for Failure Band Low	
DATA8 (0x08)	0	OffsetIn<0>	0	Offset	
	1	OffsetIn<1>	0		
	2	OffsetIn<2>	0		
	3	OffsetIn<3>	0		
	4	OffsetIn<4>	0		
	5	OffsetIn<5>	0		
	6	OffsetIn<6>	0		
	7	OffsetIn<7>	0		
DATA7 (0x07)	0	OffsetIn<8>	0		
	1	OffsetIn<9>	0		
	2	OffsetIn<10>	0		
	3	OffsetIn<11>	0		
	4	OffsetIn<12>	0		
	5	OffsetIn<13>	0		
	6	OP_Mode<0>	0		Selection of Analog, PWM or Digital Mode
	7	OP_Mode<1>	0		

Table 9. OTP Data Organization

Data Byte	Bit Number	Symbol	Default	Description	
DATA6 (0x06)	0	OffsetOut<0>	0	Output Offset	Customer Settings
	1	OffsetOut<1>	0		
	2	OffsetOut<2>	0		
	3	OffsetOut<3>	0		
	4	OffsetOut<4>	0		
	5	OffsetOut<5>	0		
	6	OffsetOut<6>	0		
	7	OffsetOut<7>	0		
DATA5 (0x05)	0	OffsetOut<8>	0	Kick Down Hysteresis	
	1	OffsetOut<9>	0		
	2	OffsetOut<10>	0		
	3	OffsetOut<11>	0		
	4	KDHYS<0>	0	select the PWM frequency (4 frequencies)	
	5	KDHYS<1>	0		
	6	PWM Frequency<0>	0		
	7	PWM Frequency<1>	0		
DATA4 (0x04)	0	BP<0>	0	Break Point	
	1	BP<1>	0		
	2	BP<2>	0		
	3	BP<3>	0		
	4	BP<4>	0		
	5	BP<5>	0		
	6	BP<6>	0		
	7	BP<7>	0		
DATA3 (0x003)	0	BP<8>	0	Output Data Rate	
	1	BP<9>	0		
	2	BP<10>	0	Alarm Disable	
	3	BP<11>	0		
	4	BP<12>	0		
	5	BP<13>	0		
	6	FAST_SLOW	0		
	7	ALARM_DISABLE	0		
DATA2 (0x02)	0	Gain<0>	0	Gain	
	1	Gain<1>	0		
	2	Gain<2>	0		
	3	Gain<3>	0		
	4	Gain<4>	0		
	5	Gain<5>	0		