

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









32M Bits(2Mx16/4Mx8 Switchable) LOW POWER CMOS SRAM

REVISION HISTORY

32M Bits (2Mx16/4Mx8 Switchable) AS6C3216A-55TIN 48pin-TSOPI PACKAGE

Revision	Details	Date
Rev 1.0	Initial Issue	Mar. 2017

Alliance Memory Inc. 511 Taylor Way, San Carlos, CA 94070 TEL: (650) 610-6800 FAX: (650) 620-9211 Alliance Memory Inc. reserves the right to change products or specification without notice



FEATURES

Fast access time : 55nsLow power consumption:

Operating current : 12mA (TYP.) Standby current : 8μA(TYP.) SL-version

■ Single 2.7V ~ 3.6V power supply

■ All inputs and outputs TTL compatible

■ Fully static operation

■ Tri-state output

■ Data byte control:

(i) BYTE# fixed to V_{CC}

DQ0 ~ DQ7 controlled by LB#, DQ8 ~ DQ15 controlled by UB#.

(ii) BYTE# fixed to V_{SS}

DQ15 used as address pin, while DQ8~DQ14 pins not used.

■ Data retention voltage : 1.2V (MIN.)

Green package available

■ Package: 48-pin 12mm x 20mm TSOP I

GENERAL DESCRIPTION

The AS6C3216A-55TIN is a 33,554,432-bit low power CMOS static random access memory organized as 2,097,152 words by 16 bits or 4,194,304 words by 8 bits. It is fabricated using very high performance, high reliability CMOS technology. Its standby current is stable within the range of operating temperature.

The AS6C3216A-55TIN is well designed for low power application, and particularly well suited for battery back-up nonvolatile memory application.

The AS6C3216A-55TIN operates from a single power supply of $2.7V \sim 3.6V$ and all inputs and outputs are fully TTL compatible

PRODUCT FAMILY


Product	Operating	V _{cc} Range	Speed	Power Dissipation			
Family	Temperature	V _{CC} Range	Speed	Standby(I _{SB1} ,TYP.)	Operating(I _{CC} ,TYP.)		
AS6C3216A-55TIN	-40 ~ 85°C	2.7 ~ 3.6V	55ns	8μA(SL)	12mA		

ORDERING INFORMATION

Package Type	Access Time (Speed)(ns)	Power Type	Temperature Range(°C)	Packing Type	Alliance Memory Part Number
48-pin TSOP I		Special Ultra		Tray	AS6C3216A-55TIN
(12mm x 20mm)	55	Low Power	-40°C~85°C	Tape Reel	AS6C3216A-55TINTR




FUNCTIONAL BLOCK DIAGRAM



PIN DESCRIPTION

SYMBOL	DESCRIPTION
A0 – A20	Address Inputs(word mode)
A-1 – A20	Address Inputs(byte mode)
DQ0 – DQ15	Data Inputs/Outputs
CE#, CE2	Chip Enable Input
WE#	Write Enable Input
OE#	Output Enable Input
LB#	Lower Byte Control
UB#	Upper Byte Control
BYTE#	Byte Enable
V _{CC}	Power Supply
V_{SS}	Ground

PIN CONFIGURATION



Confidential - 3 of 12 - Rev.1.0. Mar. 2017

ABSOLUTE MAXIMUN RATINGS*

PARAMETER	SYMBOL	RATING	UNIT
Voltage on V _{CC} relative to V _{SS}	V_{T1}	-0.5 to 4.6	V
Voltage on any other pin relative to V _{SS}	V_{T2}	-0.5 to Vcc+0.5	V
Operating Temperature	T _A	-40 to 85(I grade)	$^{\circ}$
Storage Temperature	T _{STG}	-65 to 150	$^{\circ}$ C
Power Dissipation	P_{D}	1	W
DC Output Current	I _{OUT}	50	mA

^{*}Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to the absolute maximum rating conditions for extended period may affect device reliability.

TRUTH TABLE

MODE	CE#	CE2	BYTE#	OE#	WE#	LB#	UB#	I/C	OPERATION	N	SUPPLY
INIODE			DIIE#	OE#	VV C#	LD#			DQ8-DQ14	DQ15	CURRENT
	Н	Х	Х	Х	Х	Х	Х	High – Z	High – Z	High – Z	
Standby	Χ	L	Х	Χ	Χ	Χ	Х	High – Z	High – Z	High – Z	I _{SB1}
	Χ	Χ	Н	Χ	Χ	Η	Н	High – Z	High – Z	High – Z	
Output	L	Н	Н	Н	Η	L	Х	High – Z	High – Z	High – Z	
Output Disable	L	Н	Н	Н	Н	Χ	L	High – Z	High – Z	High – Z	I_{CC},I_{CC1}
Disable	L	Н	L	Н	Η	┙	L	High – Z	High – Z	A-1	
	L	Н	Н	L	Η	L	Н	D _{OUT}	High – Z	High – Z	
Read	L	Н	Н	L	Н	Н	L	High – Z	D _{OUT}	D_{OUT}	I_{CC},I_{CC1}
	L	Н	Н	L	Η	┙	L	D _{OUT}	D _{OUT}	D _{OUT}	
	L	Н	Н	Χ	L	L	Н	D _{IN}	High – Z	High – Z	
Write	L	Н	Н	Χ	L	Н	L	High – Z	D _{IN}	D_IN	I_{CC},I_{CC1}
	L	Н	Н	Χ	L	┙	L	D _{IN}	D _{IN}	D_IN	
Byte# Read	L	Н	L	L	Н	L	L	D _{OUT}	High – Z	A-1	I_{CC},I_{CC1}
Byte # Write	L	Н	L	Х	L	L	L	D _{IN}	High – Z	A-1	I _{CC} ,I _{CC1}

Note: $H = V_{IH}$, $L = V_{IL}$, X = Don't care.

Confidential - 4 of 12 - Rev.1.0. Mar. 2017



DC ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION	I	MIN.	TYP. *4	MAX.	UNIT
Supply Voltage	V _{CC}			2.7	3.0	3.6	V
Input High Voltage	l V _{IH} ·			2.2	-	V _{CC} +0.3	V
Input Low Voltage	V _{IL} *2				-	0.6	V
Input Leakage Current	ILI	$V_{CC} \ge V_{IN} \ge V_{SS}$		- 1	-	1	μA
Output Leakage Current	I _{LO}	$V_{CC} \ge V_{OUT} \ge V_{SS}$ Output Disabled		- 1	1	1	μA
Output High Voltage	V _{OH}	$I_{OH} = -1mA$		2.2	2.7	-	V
Output Low Voltage	V_{OL}	$I_{OL} = 2mA$		-	ı	0.4	V
Average Operating	I _{cc}	Cycle time = Min. CE# \leq 0.2V and CE2 \geq V _{CC} -0.2V I _{I/O} = 0mA Other pins at 0.2V or V _{CC} -0.2V		-	12	20	mA
Average Operating Power supply Current	I _{CC1}	Cycle time = $1\mu s$ CE# $\leq 0.2V$ and CE2 $\geq V_{CC}$ -0.2V V_{CC} = 0mA Other pins at 0.2V or V_{CC} -0.2V		-	3	5	mA
			SL ^{*5} 25℃	-	8	18	μA
Standby Power		or CE2≦0.2V	SLI ^{*5} 40℃	-	8	20	μA
Supply Current	I _{SB1}	Other pins at 0.2V	SL *6	-	-	50	μA
		or V _{CC} -0.2V	SLI ^{*7}	-	-	80	μA

Notes:

- 1. $V_{IH(max)} = V_{CC} + 2.0V$ for pulse width less than 6ns.
- 2. $V_{IL(min)} = V_{SS} 2.0V$ for pulse width less than 6ns.
- 3. Over/Undershoot specifications are characterized on engineering evaluation stage, not for mass production test.
- 4. Typical values, measured at $V_{CC} = V_{CC}(TYP.)$ and $T_A = 25^{\circ}C$, are included for reference only and are not guaranteed or tested. 5. This parameter is measured at $V_{CC} = 3.0V$.
- 6. This parameter is measured at $T_A = 70^{\circ}$ C
- 7. This parameter is measured at T_A = $85\,^{\circ}\mathrm{C}$

CAPACITANCE $(T_A = 25\%, f = 1.0MHz)$

PARAMETER	SYMBOL	MIN.	MAX	UNIT
Input Capacitance	C _{IN}	-	8	pF
Input/Output Capacitance	C _{I/O}	-	8	pF

Note: These parameters are guaranteed by device characterization, but not production tested.

AC TEST CONDITIONS

Input Pulse Levels	0.2V to V _{CC} - 0.2V
Input Rise and Fall Times	3ns
Input and Output Timing Reference Levels	1.5V
Output Load	$C_L = 30pF + 1TTL$, $I_{OH}/I_{OL} = -1mA/2mA$

Confidential - 5 of 12 -Rev.1.0. Mar. 2017

AC ELECTRICAL CHARACTERISTICS

(1) READ CYCLE

PARAMETER	SYM.	AS6C321	UNIT	
		MIN.	MAX.	
Read Cycle Time	t_{RC}	55	-	ns
Address Access Time	t_{AA}	-	55	ns
Chip Enable Access Time	t _{ACE}	-	55	ns
Output Enable Access Time	toE	-	30	ns
Chip Enable to Output in Low-Z	t _{CLZ} *	10	-	ns
Output Enable to Output in Low-Z	t _{OLZ} *	5	-	ns
Chip Disable to Output in High-Z	t _{CHZ} *	-	20	ns
Output Disable to Output in High-Z	t _{OHZ} *	-	20	ns
Output Hold from Address Change	t _{OH}	10	-	ns
LB#, UB# Access Time	t _{BA}	-	55	ns
LB#, UB# to High-Z Output	t _{BHZ} *	-	20	ns
LB#, UB# to Low-Z Output	t _{BLZ} *	10	-	ns

(2) WRITE CYCLE

PARAMETER	SYM.	AS6C321	UNIT	
		MIN.	MAX.	
Write Cycle Time	t _{WC}	55	-	ns
Address Valid to End of Write	t _{AW}	50	-	ns
Chip Enable to End of Write	t _{CW}	50	-	ns
Address Set-up Time	t _{AS}	0	-	ns
Write Pulse Width	t_{WP}	45	-	ns
Write Recovery Time	t_{WR}	0	-	ns
Data to Write Time Overlap	t_{DW}	25	-	ns
Data Hold from End of Write Time	t_{DH}	0	-	ns
Output Active from End of Write	t _{OW} *	5	-	ns
Write to Output in High-Z	t _{WHZ} *	-	20	ns
LB#, UB# Valid to End of Write	t _{BW}	50	-	ns


^{*}These parameters are guaranteed by device characterization, but not production tested.

Confidential - 6 of 12 - Rev.1.0. Mar. 2017




TIMING WAVEFORMS

READ CYCLE 1 (Address Controlled) (1,2)



READ CYCLE 2 (CE# and CE2 and OE# Controlled) (1,3,4,5)




Notes

- 1.WE# is high for read cycle.
- 2.Device is continuously selected OE# = low, CE# = low, CE2 = high, LB# or UB# = low.
- 3.Address must be valid prior to or coincident with CE# = low, CE2 = high, LB# or UB# = low transition; otherwise t_{AA} is the limiting parameter
- $4.t_{\text{CLZ}},\,t_{\text{BLZ}},\,t_{\text{OLZ}},\,t_{\text{CHZ}},\,t_{\text{BHZ}}$ and t_{OHZ} are specified with C_{L} = 5pF. Transition is measured $\pm 500 \text{mV}$ from steady state.
- 5.At any given temperature and voltage condition, t_{CHZ} is less than t_{CLZ} , t_{BHZ} is less than t_{BLZ} , t_{OHZ} is less than t_{CLZ}


Confidential - 7 of 12 - Rev.1.0. Mar. 2017



WRITE CYCLE 1 (WE# Controlled) (1,2,4,5)




WRITE CYCLE 2 (CE# and CE2 Controlled) (1,4,5)





WRITE CYCLE 3 (LB#,UB# Controlled) (1,4,5)



Notes

- 1.A write occurs during the overlap of a low CE#, high CE2, low WE#, LB# or UB# = low.
- 2.During a WE# controlled write cycle with OE# low, twp must be greater than twnz + tow to allow the drivers to turn off and data to be placed on the bus
- 3. During this period, I/O pins are in the output state, and input signals must not be applied.
- 4.If the CE#, LB#, UB# low transition and CE2 high transition occurs simultaneously with or after WE# low transition, the outputs remain in a high impedance state.
- 5.tow and twHz are specified with C_L = 5pF. Transition is measured $\pm 500mV$ from steady state.

Confidential - 9 of 12 - Rev.1.0. Mar. 2017


DATA RETENTION CHARACTERISTICS

PARAMETER	SYMBOL	TEST CONDITION			MIN.	TYP.	MAX.	UNIT
V _{CC} for Data Retention	V_{DR}	CE# \ge V _{CC} - 0.2V or CE2 \le 0.2V			1.2	-	3.6	V
Data Retention Current)/ - 4.0\/	-SL	25℃	ı	6.5	16	μA
		V_{CC} = 1.2V $CE\# \ge V_{CC}$ -0.2V or $CE2 \le 0.2V$ other pins at 0.2V or V_{CC} -0.2V	-SLI	40℃	-	6.5	20	μA
			-SL		ı	-	50	μΑ
			-SLI		ı	-	80	μΑ
Chip Disable to Data	+	See Data Retention			0	_		ns
Retention Time	t _{CDR}	Waveforms (below)			U	-	-	115
Recovery Time	t _R				t _{RC*}	-	-	ns


 t_{RC^*} = Read Cycle Time

DATA RETENTION WAVEFORM


Low Vcc Data Retention Waveform (1) (CE# controlled)



Low Vcc Data Retention Waveform (2) (CE2 controlled)



Low Vcc Data Retention Waveform (3) (LB#, UB# controlled)




Confidential - 10 of 12 - Rev.1.0. Mar. 2017



PACKAGE OUTLINE DIMENSION

48-pin 12mm x 20mm TSOP I Package Outline Dimension



VARIATIONS (ALL DIMENSIONS SHOWN IN MM)

	NAME AND ADDRESS OF THE PARTY O						
	SYMBOLS	MIN.	NOM.	MAX			
⚠	A	-	-	1.20			
	A1	0.05	_	0.15			
	A2	0.95	1.00	1.05			
	ь	0.17	0.22	0.27			
	U	0.10	_	0.21			
	٥	19.80	20.00	20.20			
Δ	□1	18.30	18.40	18.50			
Δ	Е	11.90	12.00	12.10			
	₽	0.50 BASIC					
	اـ	0.50	0.60	0.70			
Δ	L1	_	0.80	_			
Δ	Υ	_	_	0.10			
Δ	8	D.	_	5			

NOTES:

- 1 JEDEC OUTLINE : MO-142 DD
- 2.PROFILE TOLERANCE ZONES FOR 01 AND E DO NOT INCLUDE MOLD PROTRUSION. ALLOWABLE MOLD PROTRUSION ON E IS 0.15 mm PER SIDE AND ON D1 IS 0.25 mm PER SIDE.
- 3.DIMENSION & DOES NOT INCLUDE DAMBAR PROTRUSION ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08mm TOTAL IN EXCESS OF THE & DIMENSION AT NAXIMUN MATERIAL CONDITION DAMBAR CANNOT BE LOCATED ON THE LOWER RADIUS OR THE FOOT.

Confidential - 11 of 12 - Rev.1.0. Mar. 2017



PART NUMBERING SYSTEM

AS6C	3216A	55	Т	1	N
SRAM	32 = 32M 16 = x16 A = A die	55=55ns	T = TSOPI	I=Industrial (-40° C~+85° C)	Indicates Pb and Halogen Free



Alliance Memory, Inc. 511 Taylor Way, San Carlos, CA 94070 Tel: 650-610-6800 Fax: 650-620-9211

www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any quarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose. merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

Confidential - 12 of 12 - Rev.1.0. Mar. 2017