



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



AS7221

XYZ Chromatic Manager for Network Enabled Smart Lighting

General Description

The AS7221 Smart Lighting Manager device is part of the ams “Cognitive Lighting™” family of products that enable lights to be “aware” and adapt to their surroundings providing human lighting needs and energy conservation needs autonomously. The device is equipped with an advanced Cognitive Lighting Engine (CLE) to optimize daylight harvesting, Chromatic White Color tuning, and lumen maintenance while it drives dimming ballasts with direct connection to Local Sensor Networks (LSN), like occupancy sensors, dimmers or bridges.

AS7221 XYZ Chromatic White Color sensing provides coordinates consistent with the CIE 1931 color coordinates. It also maps the XYZ coordinates to the x, y (z) of the 2-dimensional color gamut and scales the coordinates to the CIE 1976 u'v' coordinate system. The AS7221 integrates standard observer filters into standard silicon via Nano-optic deposited interference filters technology packaged in a 3D wafer level optical package which has no aging effects like plastic packages.

The AS7221 connects to standard 0-10V dimmers inputs and drives 0-10V dimming ballasts/drivers for fluorescent lighting or LED drivers, and LED strings for LED lighting.

A UART interface is provided for configuration, control and management of the CLE. This UART interface responds to simple AT commands.

Ordering Information appears at end of datasheet.

Key Benefits & Features

The benefits and features of this device are listed below:

Figure 1: Added Value of Using AS7221

Benefits	Features
<ul style="list-style-type: none"> Accurate control of variable CCT and spectrally tunable lighting 	<ul style="list-style-type: none"> XYZ tri-stimulus color sensing for direct translation to CIE 1931 standard observer color map
<ul style="list-style-type: none"> Automatic spectral and lumen maintenance over temperature and time 	<ul style="list-style-type: none"> Autonomous color point and lumen output adjustment resulting in automatic spectral and lumen maintenance
<ul style="list-style-type: none"> Direct serial interface for connection to standard networks 	<ul style="list-style-type: none"> Simple UART interface for connection to network hardware clients for protocols such as Bluetooth, WiFi and ZigBee
<ul style="list-style-type: none"> Simple lamp or luminaire configuration and commissioning using defined command set 	<ul style="list-style-type: none"> Smart Lighting Command Set (SLCS) uses simple text-based commands to control and configure a wide variety of functions
<ul style="list-style-type: none"> Compatible with standard dimmer controls and occupancy sensors 	<ul style="list-style-type: none"> Directly interfaces to 0-10V dimmer controls and standard occupancy sensors
<ul style="list-style-type: none"> Directly interfaces to LED driver via PWM 	<ul style="list-style-type: none"> Built-in PWM generator to dim LED lamps and luminaires 12-bit resolution for precise dimming down to 1%
<ul style="list-style-type: none"> Directly interfaces to ballast via 0-10V 	<ul style="list-style-type: none"> 0-10V analog output for control of conventional dimming ballasts in florescent and LED lamps
<ul style="list-style-type: none"> Small package, wide operating range with critical optics built-in 	<ul style="list-style-type: none"> 20-pin LGA package 4.5 x 4.7 x 2.5mm with integrated aperture -40°C to +85°C


Applications

Autonomous, networked solid-state lighting manager for variable CCT and daylight harvesting:

- Integrated smart lighting control of variable CCT white lighting solutions
- Luminaires intended to meet California Title 24 daylighting requirements
- Commercial, retail, and residential white/color changing LED lighting systems
- Networked lighting systems with IoT sensor expandability

Block Diagram

Figure 2: Functional Blocks of AS7221



The AS7221 provides closed loop Chromatic White sensing and PWM tuning while interfacing to Local and Network controls.

Pin Assignments

Figure 3: Pin Diagram of AS7221 (top view)




Figure 4: Pin Description of AS7221 (20 pin LGA)

Pin Number	Pin Name	Description
1	PWM_3	Digital PWM 3
2	SYNC	SYNC input
	RESN	Reset pin, active low
3	SCK	SPI serial clock
4	MOSI	SPI MOSI
5	MISO	SPI MISO
6	CSN_EE	Chip select for the required external serial Flash memory, active low
7	CSN_SD	Chip select for SD Card interface, active low
8	AUX	Auxiliary mode input pin
9	SCL_M	I ² C master clock pin
10	SDA_M	I ² C master data pin
11	RX	UART RX pin
12	TX	UART TX pin
13	0_10V_DIM	0-10V input dimming pin
14	VDDHV	High Voltage Supply
15	MODE	Mode selection pin
16	GND	Ground
17	VDD	Low Voltage Supply
18	LED_IND	LED Driver output for Indicator LED, current sink
	PWM_1	Digital PWM 1
19	0_10V_O	0-10V output pin
	PWM_2	Digital PWM 2

Absolute Maximum Ratings

Stresses beyond those listed under “Absolute Maximum Ratings“ may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under “Operating Conditions” is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The device is not designed for high energy UV (ultraviolet) environments, including upward looking outdoor applications, which could affect long term optical performance.

Figure 5: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units	Comments
Electrical Parameters					
V _{DD_MAX}	Supply voltage VDD	-0.3	5	V	pin VDD to GND, Low Voltage pin
V _{DDHV_MAX}	Supply voltage VDDHV	-0.3	20	V	pin VDDHV to GND, High Voltage pin
V _{DD_IO}	Input/output pin voltage	-0.3	VDD + 0.3	V	Low Voltage pins to GND
V _{DDHV_IO}	Input/output pin voltage	-0.3	VDDHV + 0.3	V	High Voltage pins to GND
I _{SCR}	Input current (latch-up immunity)	± 100		mA	JEDEC JESD78D Nov 2011 (Class II)
Electrostatic Discharge					
ESD _{HBM} ⁽¹⁾	Electrostatic discharge HBM	±2000		V	JS-001-2014
Temperature Ranges and Storage Conditions					
T _{strg}	Storage temperature	-40	85	°C	
T _{body}	Package Body Temperature		260	°C	Norm: IPC/JEDEC J-STD-020. The reflow peak soldering temperature (body temperature) is specified according IPC/JEDEC J-STD-020 “Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices”
	Humidity non-condensing	5	85	%	
	Moisture Sensitive Level	3			Represents a 168 hour max. floor lifetime

Note ⁽¹⁾: Except for pins 14 and 19 where ESD_{HBM} = ±1500V

Electrical Characteristics

All limits are guaranteed with $V_{DD} = 3.3V$, $V_{DDHV} = 12V$, $T_{AMB} = +25^{\circ}C$. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods.

If V_{DD} and V_{DDHV} are to be the same voltage, they must be sourced by the same 2.97-3.6V supply.

Figure 6: Electrical Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
General Operating Conditions						
VDD	Low Voltage operating Supply		2.97	3.3	3.6	V
VDDHV	High Voltage operating Supply		VDD	12	15	V
T _{AMB}	Operating Temperature		-40	25	85	°C
I _{VDD}	Operating Current				5	mA
I _{STANDBY} ⁽¹⁾	Standby Current			12		μA
Internal RC Oscillator						
F _{OSC}	Internal RC oscillator frequency		15.7	16	16.3	MHz
t _{JITTER} ⁽²⁾	Jitter	@25°C			1.2	ns
0-10V Output (0_10V_O pin)						
R _{OUT_10}	Resistive Load		1			kΩ
I _{S_10}	Source Current		10			mA
I _{SINK_10}	Sink Current		-10			mA
C _{LOAD_10}	Capacitive Load				100	pF
V _{OUT_10} ⁽³⁾	Output Swing		0		10	V
0-10V Input						
R _{IN_HV}	Analog Input Resistance	VDDHV ≥ 12V	138	200	315	kΩ

Temperature Sensor						
D _{TEMP}	Absolute accuracy of the temperature measurement		-8.5		8.5	°C
Indicator LED						
I _{IND}	LED Current	1, 2, 4 or 8	1		8	mA
I _{ACC}	Accuracy of Current		-10		10	%
V _{LED}	Voltage range of connected LED	V _{ds} of current sink	0.2			V
Digital Inputs and Outputs						
I _{IH} , I _{IL}	Logic Input Current	V _{in} =0V or VDD	-1		1	uA
V _{IH}	CMOS Logic High Input		0.7* VDD		VDD	V
V _{IL}	CMOS Logic Low Input		0		0.3* VDD	V
V _{OH}	CMOS Logic High Output	I=1mA			VDD-0.4	V
V _{OL}	CMOS Logic Low Output	I=1mA			0.4	V
I _{Ih} , I _{IL}	Logic Input Current	V _{in} =0V or VDD	-1		1	uA
t _{RISE} ⁽²⁾	Current rise time	C(Pad)=30pF			5	ns
t _{FALL} ⁽²⁾	Current fall time	C(Pad)=30pF			5	ns

Notes:

(1) 15µA over temperature

(2) Guaranteed, not production tested

(3) For VDDHV>10.5, output max is 10V, else output max tracks VDDHV

Figure 7: AS7221 I²C Master Timing Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
I²C Interface						
f _{SCLK}	SCL Clock Frequency			100	400	kHz
t _{BUF}	Bus Free Time Between a STOP and START		1.3			μs
t _{HD:STA}	Hold Time (Repeated) START		0.6			μs
t _{LOW}	LOW Period of SCL Clock		1.3			μs
t _{HIGH}	HIGH Period of SCL Clock		0.6			μs
t _{SU:STA}	Setup Time for a Repeated START		0.6			μs
t _{HD:DAT}	Data Hold Time		0		0.9	μs
t _{SU:DAT}	Data Setup Time		100			ns
t _R	Rise Time of Both SDA and SCL		20		300	ns
t _F	Fall Time of Both SDA and SCL		20		300	ns
t _{SU:STO}	Setup Time for STOP Condition		0.6			μs
C _B	Capacitive Load for Each Bus Line	C _B — total capacitance of one bus line in pF			400	pF
C _{I/O}	I/O Capacitance (SDA, SCL)				10	pF

Figure 8: I²C Master Timing Diagram




Figure 9: AS7221 SPI Timing Characteristics

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
SPI Interface						
f _{SCK}	Clock frequency		0		16	MHz
t _{SCK_H}	Clock high time		40			ns
t _{SCK_L}	Clock low time		40			ns
t _{SCK_RISE}	SCK rise time		5			ns
t _{SCK_FALL}	SCK fall time		5			ns
t _{CSN_S}	CSN setup time	Time between CSN high-low transition to first SCK high transition	50			ns
t _{CSN_H}	CSN hold time	Time between last SCK falling edge and CSN low-high transition	100			ns
t _{CSN_DIS}	CSN disable time		100			ns
t _{DO_S}	Data-out setup time		5			ns
t _{DO_H}	Data-out hold time		5			ns
t _{DI_V}	Data-in valid		10			ns

Figure 10: SPI Master Write Timing Diagram




Figure 11: SPI Master Read Timing Diagram




Figure 12: Typical Spectral Responsivity





Figure 13: AS7221 Optical Characteristics

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
Color_m	Color measurement accuracy	White Light calibrated sensors CCT=2700, 3300, 4200 & 5000K		0.002		du'v'

Note ⁽¹⁾: Typical values at Lux ≥50, Integration time=400.4ms, Gain=1x, TAMB = +25°C.

Figure 14: AS7221 LGA Package Field of View



Detailed Description

AS7221 Smart Lighting Manager - Overview

The Cognitive Light Engine (CLE) is the “brains” of the Smart Lighting Manager. The CLE constantly processes information from the XYZ Chromatic White Color Sensor, Network Access and Inputs while controlling Outputs. AS7221 initial setup and ongoing parameter storage is automatically done by software within the required external serial Flash memory, via SPI bus.

A Luminaire solution for Chromatic White Color Maintenance with Lumen Maintenance requires only the AS7221. A Luminaire solution with Chromatic White Color Maintenance, Lumen Maintenance and Daylighting requires just the addition of an ams TSL4531 single chip light sensor, connected via I²C. Refer to the table in the Figure below.

Overall AS7221 timing generation uses an on chip 16MHz temperature compensated oscillator for master clock timing.

Figure 15: AS7221 Solution Chart

Solution Required			Device Orientation (from luminaire light source)	
Chromatic Color Maintenance	Lumen Maintenance	Daylighting	AS7221	TSL4531 (optional)
✓	✓	✗	↑ (into luminaire)	✗ (not required)
✓	✓	✓	↑ (into luminaire)	↓ (into room)

XYZ Chromatic White Color Sensor

The XYZ Chromatic White Color sensor, part of the AS7221 Cognitive Light Engine (CLE), is a next-generation digital color sensor device. The sensor contains an integrating analog-to-digital converter (16-bit resolution ADC), which integrates current from photodiodes. Upon completion of the conversion cycle, the result is transferred to the corresponding data registers. Transfers are double-buffered to ensure integrity of the data is maintained.

Standard observer interference filters realize the XYZ response, which enables both a no life-time drift and very high temperature stability. Note the AS7221 LGA package contains an internal aperture that provides a Package Field of View (PFOV)

of +/- 22°. External optics can be used as needed to expand or reduce this built in PFOV.

AS7221 Inputs

Figure 16: VDDHV Based Settings for Inputs

VDDHV	Dimming
10.5-15V	Direct input for 0_10V_DIM, dimming input
2.97-10V ⁽¹⁾	External 5:1 resistor divider for 0-10V_DIM, dimming input ⁽²⁾

Note ⁽¹⁾: For VDDHV <= 3.6V, VDDHV and VDD should be tied together.


Note ⁽²⁾: With external dividers connected to 0-10V inputs, the max voltage to the device input is 2V.

For the AS7221, dimming can be accomplished from either the input pin (0_10V_DIM) or network command via the UART. For network commanded dimming, using the AS7221 AT Command set, the UART interface is used. Refer to the separate ams AT Command Set document available for the AS7221.

For local hardware inputs this is provided by, for example, a slide control dimmer. The 0-10V DIM analog input signal is downscaled by the AS7221 with an internal voltage divider and converted to a 10 bit digital value, 0V=full dimming, 10V=no dimming. When using the internal voltage divider the voltage at the VDDHV pin has to be higher than 10V.

If a second supply is not available, VDDHV and VDD are tied together and the downscale has to be done by an external resistor divider. The maximum range in the downscaled input is limited to 2V. Hence to accept a full range 10V signal the input resistor divider has to be 5:1 ratio. Dependent on the level at pin VDDHV the Smart Lighting Manager automatically selects either the internal or the external voltage divider. Refer to the Figures above and below.

Figure 17: 0-10V Dimming Pin Input




The auxiliary sensor input (AUX) can be configured as an analog or digital sensing. It can be used as a 0-10V analog sensing input, or, as a digital sensing input both of

which are common types of external occupancy sensors. And this sensing can therefore be used to directly control the luminaire. Refer to AS7221 User Guide as well as the ams AT Command document for additional usage and setup information.

External sensors, native to the AS7221, such as the AS4531 can be added via the I²C master interface. The AS4531 is used to add Daylighting to the AS7221.

Synchronization and Reset

Figure 18: Synchronization and Reset Circuit



Synchronization and Reset Circuit: This figure shows the basic diagram when using reset and synchronization function together.

AS7221 provides optional synchronization of the PWMs. This sync signal can be derived from the AC mains so, for example, all luminaires in a room are synchronized to prevent beat frequency flicker. If the SYNC pin is left open, synchronization is automatically disabled.

Refer to the Figure above. When pulled down for more than 100ms the SYNC/RESN pin will reset the AS7221 Smart Lighting Manager. In this case the push-button “overrides” the output of the opto-coupler. Therefore a resistor should be placed in series with the opto-coupler.

AS7221 Outputs

The AS7221 outputs, used to control dimming and LED warm/cool strings, can be configured as either three PWM outputs, two PWMs and one analog output, or two PWMs. The PWMs are 12 bit with max frequency of 5.3 kHz, which is factory set to 888 Hz. Refer to the Figure below.

The three PWM outputs, PWM_1, PWM_2 and PWM_3 all switch with the same duty cycle, but are not simultaneous for better EMI performance.

The PWM_1 output can be set to either analog (0-VDDHV) or digital (0-VDDHV) dimming. Analog dimming range is 10-100%. Digital Dimming range is 1-100%. PWM2 and PWM3 are used for cool white and warm white LED color controlling. Either string can be warm or cool as the AS7221 automatically configures string color type. Range is 0-100% for both PWM2 and PWM3.

To set the desired device operation MODE use the appropriate R_{MODE} resistor, also shown in the Figure below.

Figure 19: Outputs

MODE	R_{MODE}	Setting	Outputs	
			PWM_1/0_10V_O	PWM_2 & PWM_3
0	100 Ω	0-10V analog	Analog 0-VDDHV ⁽¹⁾	Digital PWMs (0-VDD)
1	470 Ω	0-10V digital	Digital PWM (0-VDDHV) ⁽¹⁾	Digital PWMs (0-VDD)
2	1000 Ω	Digital 2-CH Color Tuning	na	Digital PWMs (0-VDD), w/Dimming

Note ⁽¹⁾: For VDDHV>10.5, output max is 10V, else output max tracks VDDHV.

Indicator LED

An LED, connected to pin LED_IND, is used to indicate programming progress of the device. During programming of the AS7221 via an external SD card the indicator LED starts. When programming is finished the indicator LED is off.

Refer to the separate ams document for a complete description of AS7221 Firmware Update Methodology.

UART and AT Command Interface

The UART block implements the TX and RX signals as defined in the RS-232 / V.24 standard communication protocol.

UART Feature List

- Full Duplex Operation (Independent Serial Receive and Transmit Registers) with FIFO buffer of 8 bytes for each.
- Factory set to 115.2k Baud
- Supports Serial Frames with 8 Data Bits, 1 Parity Bit and 1 Stop Bit.

Operation


TRANSMISSION

If data is available in the transmit FIFO, it will be moved into the output shift register and the data will be transmitted at the configured Baud Rate, starting with a Start Bit (logic zero) and followed by a Stop Bit (logic one).

RECEPTION

At any time, with the receiver being idle, if a falling edge of a start bit is detected on the input, a byte will be received and stored in the receive FIFO. The following Stop Bit will be checked to be logic one.

Figure 20: UART Protocol



AT Command Interface


The network interface on the Smart Lighting Manager supporting the AT Commands is the UART interface. The Smart Lighting Manager adapts the concept of an AT command set for lighting control and configuration. The Smart Lighting Manager uses a text-based serial command interface as popularized by the “AT Command” model used in early Hayes modems.

For example:

- Set the desired daylight LUX level target: `ATLUXT = 500 >> OK`

The “AT Command Interface”, shown below between the network interface and the core of the system, provides access to the Smart Lighting Manager’s lighting control and configuration functions.

Figure 21: AT Command Interface



Refer to the separate ams AS7221 AT Command Set document for complete command set and usage.

I²C Master Interface (Local Sensor Interface)

The I²C Master interface can be used to connect external sensors (such as Daylight, Occupancy, CO sensors, etc.). Refer to the separate ams Application note for external sensor usage with the AS7221.

I2C Feature List

- Clock is set to 100kHz
- 7+1-bit addressing mode.
- Write formats: Single-Byte-Write, Page-Write
- Read formats: Random-Read, Sequential-Read
- SDA input delay and SCL spike filtering by integrated RC-components.

I²C Protocol

Figure 22: I²C symbol definition

Symbol	Definition	RW	Note
S	Start condition after stop	R	1 bit
Sr	Repeated start	R	1 bit
SW	Slave address for write	R	Slave address
SR	Slave address for read	R	Slave address
WA	Word address	R	8 bit
A	Acknowledge	W	1 bit
N	No Acknowledge	R	1 bit
Data	Data/write	R	8 bit
Data (n)	Data/read	W	8 bit
P	Stop condition	R	1 bit
WA++	Slave Increment word address	R	during acknowledge

The above I²C symbol definition table describes the symbols used in the following mode descriptions.

I²C WRITE ACCESS

Byte Write and Page Write formats are used to write data to the slave.

Figure 23: I²C Byte write





Figure 24: I²C Page write




The transmission begins with the START condition, which is generated by the master when the bus is in IDLE state (the bus is free). The device-write address is followed by the word address. After the word address any number of data bytes can be sent to the slave. The word address is incremented internally, in order to write subsequent data bytes on subsequent address locations.

For reading data from the slave device, the master has to change the transfer direction. This can be done either with a repeated START condition followed by the device-read address, or simply with a new transmission START followed by the device-read address, when the bus is in IDLE state. The device-read address is always followed by the 1st register byte transmitted from the slave. In Read Mode any number of subsequent register bytes can be read from the slave. The word address is incremented internally.

I²C READ ACCESS

Random, Sequential and Current Address Read are used to read data from the slave.

Figure 25: I²C Random read




Random Read and Sequential Read are combined formats. The repeated START condition is used to change the direction after the data transfer from the master.

The word address transfer is initiated with a START condition issued by the master while the bus is idle. The START condition is followed by the device-write address and the word address.

In order to change the data direction a repeated START condition is issued on the 1st SCL pulse after the acknowledge bit of the word address transfer. After the reception of the device-read address, the slave becomes the transmitter. In this state the slave transmits register data located by the previous received word address vector. The master responds to the data byte with a not-acknowledge, and issues a STOP condition on the bus.

Figure 26: I²C Sequential read



I²C sequential read: Shows the format of an I²C sequential read access.

Sequential Read is the extended form of Random Read, as more than one register-data bytes are transferred subsequently. In difference to the Random Read, for a sequential read the transferred register-data bytes are responded by an acknowledgement from the master. The number of data bytes transferred in one sequence is unlimited (consider the behavior of the word-address counter). To terminate the transmission the master has to send a not-acknowledge following the last data byte and generate the STOP condition subsequently.

The AS7221 is compatible to the NXP two wire specifications.


http://www.nxp.com/documents/user_manual/UM10204.pdf

Version 4.0 Feb 2012 for standard mode and fast mode.

Application Information


Schematics

Figure 27: Chromatic Color Tuning with Networking & Spectral Sensing



AS7221 Inward Luminaire looking


Figure 28: LED Chromatic Color Tuning with Daylighting



AS7221 Inward Luminaire looking

PCB Layout

Figure 29: Typical Layout Routing




As shown, to prevent interference trace routing feedthroughs with exposure directly under the AS7221 should be avoided.

The AS7221 Smart Lighting Integration Kit (SLIK) demo board with schematic and PCB layout documentation is available from ams for additional design information.

Package Drawings & Markings

Figure 30: Package Drawing




Notes:

1. Unless otherwise specified, all dimensions are in millimeters.
2. Tolerances: Angular ($\pm .5^\circ$), Two Place Decimal ($\pm .015$), Three Place Decimal ($\pm .010$)
3. Contact finish is Au.
4. This package contains no lead (Pb).
5. This drawing is subject to change without notice.

PCB Pad Layout

Suggested PCB pad layout guidelines for the LGA package are show. Flash Gold is recommended as a surface finish for the landing pads.

Figure 31: Recommended PCB Pad Layout




Notes:

1. Unless otherwise specified, all dimensions are in millimeters.
2. Dimensional tolerances are $\pm 0.05\text{mm}$ unless otherwise noted.
3. This drawing is subject to change without notice.

Mechanical Data

Figure 32: Tape & Reel Information



Soldering, Manufacturing Process Considerations & Storage Information

Solder Reflow Profile

The module has been tested and has demonstrated an ability to be reflow soldered to a PCB substrate. The solder reflow profile describes the expected maximum heat exposure of components during the solder reflow process of product on a PCB.

Temperature is measured on top of component. The components should be limited to a maximum of three passes through this solder reflow profile.

Figure 33: Recommended Reflow Soldering Profile

Profile Feature	Reference	Device
Average temperature gradient in preheating		2.5°C/s
Soak Time	t_{SOAK}	2 to 3 minutes
Time above 217°C (T1)	t_1	Max 60s
Time above 230°C (T2)	t_2	Max 50s
Time above $T_{peak} - 10^\circ\text{C}$ (T3)	t_3	Max 10s
Peak temperature in reflow	T_{peak}	260°C
Temperature gradient in cooling		Max - 5°C/s

