imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





AS7264N XYZ Chromatic Color and 440/490nm Blue Sensor with Electronic Shutter

General Description

The AS7264N provides direct XYZ sensor data which conforms to the tri-stimulus standard observer color response of the human eye. In addition, two channels added for measurement of blue spectrum light, plus a near-IR channel enables additional application flexibility. LED drivers with programmable currents are provided for electronic shutter applications.

The AS7264N integrates Gaussian filters into standard CMOS silicon via nano-optic deposited interference filter technology and is packaged in an LGA package that provides a built in aperture to control the light entering the sensor array.

Control and spectral data access is implemented through an I²C register set.

Ordering Information and Content Guide appear at end of datasheet.

Key Benefits & Features

The benefits and features of AS7264N, XYZ Chromatic Color and 440/490nm Blue Sensor with Electronic Shutter are listed below:

Figure 1: AS7264N Benefits and Features

Benefits	Features
XYZ channel data conforming to human eye response to color information	XYZ tri-stimulus standard observer filter set
 Additional specific blue light sensing in ranges associated with eye health and other biological light effects 	• Two added blue channels at 440nm and 490nm
High accuracy ambient light measurements	Ambient light sensing (photopic response)
 Direct register read and write with interrupt on sensor ready 	I ² C slave digital Interface with optional interrupt operation
High stability over lifetime with minimal drift over temperature	Filter set realized by silicon interference filters
No additional signal conditioning required	16-bit ADC with digital access
 Direct register read and write with interrupt on sensor ready 	 I²C slave digital Interface with optional interrupt operation

Benefits	Features
Electronic shutter control/synchronization	Programmable LED drivers
Low voltage operation	• 2.7V to 3.6V with I ² C interface
Small, robust package, with built-in aperture	 20-pin LGA package 4.5mm x 4.7mm x 2.5mm -40°C to 85°C temperature range

Application

The AS7264N applications include:

- Ambient light spectral exposure
- Biological lighting measurements
- Color measurement and absorbance
- Color matching and identification
- Precision color tuning/calibration

System Block Diagram







Pin Assignments

The device pin assignments are described below.

Figure 3: Pin Diagram of AS7264N (Top View)



Pin Description

Figure 4: Pin Description of AS7264N

Pin Number	Pin Name	Description
1	NF	Not functional. Do not connect.
2	RESN	Reset, active LOW
3	NF	Not functional. Do not connect.
4	NF	Not functional. Do not connect.
5	NF	Not functional. Do not connect.
6	NF	Not functional. Do not connect.
7	NF	Not functional. Do not connect.
8	NF	Not functional. Do not connect.
9	SCL_S	I ² C slave clock pin
10	SDA_S	l ² C slave data pin
11	NF	Not functional. Do not connect.

Pin Number	Pin Name	Description
12	NF	Not functional. Do not connect.
13	INT	Interrupt, active HIGH
14	VDD2	Voltage supply
15	LED_DRV	LED driver output for driving LED current sink
16	GND	Ground
17	VDD1	Voltage supply
18	LED_IND	LED driver output for indicator LED current sink
19	NF	Not functional. Do not connect.
20	NF	Not functional. Do not connect.



Absolute Maximum Ratings

Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under Electrical Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. The device is not designed for high energy UV (ultraviolet) environments, including upward looking outdoor applications, which could affect long term optical performance.

Figure 5: Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Units	Comments					
Electrical Parameters										
V _{DD_MAX}	Supply Voltages VDD1, VDD2	-0.3 5		V	Pins VDD1 & VDD2 must be sourced from the same supply voltage					
V _{DD_IO}	Input/Output Pin Voltage	-0.3	VDD+0.3	V	Input/Output pin to GND					
I _{SCR}	Input Current (latch-up immunity)	±100		±100		mA	JESD78D			
	Electrostatic Discharge									
ESD _{HBM}	Electrostatic Discharge HBM	±1000		±1000		V	JS-001-2014			
ESD _{CDM}	Electrostatic Discharge CDM	±5	500	V	JSD22-C101F					
	Temper	ature Ranges	and Storage	Condition	S					
T _{STRG}	Storage Temperature	-40	85	°C						
T _{BODY}	Package Body Temperature		260	°C	IPC/JEDEC J-STD-020. The reflow peak soldering temperature (body temperature) is specified according IPC/JEDEC J-STD-020 "Moisture/Reflow Sensitivity Classification for Non-hermetic Solid State Surface Mount Devices"					
RH _{NC}	Relative Humidity (non-condensing)	5 85		%						
MSL	Moisture Sensitivity Level		3		Maximum floor life time of 168 hours					



Electrical Characteristics

All limits are guaranteed with VDD = VDD1 = VDD2 = 3.3V, $T_{AMB} = 25^{\circ}$ C. The parameters with min and max values are guaranteed with production tests or SQC (Statistical Quality Control) methods. VDD1 and VDD2 must be sourced from the same power supply.

Figure 6:

Electrical Characteristics of AS7264N

Symbol	Parameter	Conditions	Min	Тур	Max	Unit			
General Operating Conditions									
VDD	Voltage Operating Supply	l ² C Interface 2.7 3.3		3.6	V				
T _{AMB}	Operating Temperature		-40	25	85	°C			
I _{VDD}	Operating Current				5	mA			
I _{STANDBY} ⁽¹⁾	Standby Current			12		μA			
		Internal RC Oscillator							
F _{OSC}	Internal RC Oscillator Frequency		15.7	16	16.3	MHz			
t _{JITTER} (2)	Internal Clock Jitter	@25°C			1.2	ns			
		Temperature Sensor	•	•					
D _{TEMP}	Absolute Accuracy of the Internal Temperature Measurement		-8.5		8.5	°C			
		Indicator LED	1	1	I				
I _{IND}	LED Current	Available current steps: 1, 2, 4, or 8mA	1		8	mA			
I _{ACC}	Accuracy of Current		-30		30	%			
V _{LED}	Voltage Range of Connected LED	Vds of current sink	0.3		VDD	V			
		LED_DRV		•	L				
I _{LED1}	LED Current	Available current steps: 12.5, 25, 50, or 100mA	12.5		100	mA			
I _{ACC}	Accuracy of Current		-10		10	%			
V _{LED}	Voltage Range of Connected LED	Vds of current sink	0.3		VDD	V			

Symbol	Parameter	Conditions	Min	Тур	Мах	Unit				
Digital Inputs and Outputs										
ו _{ווו} , ו _{וב}	Logic Input Current	Vin=0V or VDD	-1		1	μA				
I _{IL RESN}	Logic Input Current (RESN pin)	Vin=0V	-1		-0.2	mA				
V _{IH}	CMOS Logic High Input		0.7* VDD		VDD	V				
V _{IL}	CMOS Logic Low Input		0		0.3* VDD	V				
V _{OH}	CMOS Logic High Output	l=1mA			VDD - 0.4	V				
V _{OL}	CMOS Logic Low Output	l=1mA			0.4	V				
t _{RISE} (2)	Current Rise Time	C(Pad)=30pF			5	ns				
t _{FALL} ⁽²⁾	Current Fall Time	C(Pad)=30pF			5	ns				

Note(s):

1.15µA over temperature

2. Guaranteed, not tested in production



Timing Characteristics

Figure 7:

AS7264N I²C Slave Timing Characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit				
l ² C Interface										
f _{SCLK}	SCL Clock Frequency		0		400	kHz				
t _{BUF}	Bus Free Time Between a STOP and START		1.3			μs				
t _{HS:STA}	Hold Time (Repeated) START		0.6			μs				
t _{LOW}	LOW Period of SCL Clock		1.3			μs				
t _{HIGH}	HIGH Period of SCL Clock		0.6			μs				
t _{SU:STA}	Setup Time for a Repeated START		0.6			μs				
t _{HS:DAT}	Data Hold Time		0		0.9	μs				
t _{SU:DAT}	Data Setup Time		100			ns				
t _R	Rise Time of Both SDA and SCL		20		300	ns				
t _F	Fall Time of Both SDA and SCL		20		300	ns				
t _{SU:STO}	Setup Time for STOP Condition		0.6			μs				
C _B	Capacitive Load for Each Bus Line	Total capacitance of one bus line in pF			400	pF				
C _{I/O}	I/O Capacitance (SDA, SCL)				10	pF				

Figure 8:

I²C Slave Timing Diagram



Operation Characteristics

Figure 9: Spectral Responsivity



Figure 10: AS7264N Optical Characteristics (Pass Band)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
х	Channel X	White LED 5700K source, Ee=116µW/cm ²		7.7		counts/ (µW/cm ²)
Y	Channel Y	White LED 5700K source, Ee=116µW/cm ²		8.6		counts/ (µW/cm ²)
Z	Channel Z	White LED 5700K source, Ee=116µW/cm ²		4.7		counts/ (µW/cm ²)
NIR	Channel NIR	Incandescent light source, Ee=465µW/cm ²		14.0		counts/ (µW/cm ²)
В ₄₉₀	Channel Blue490	White LED 5700K source, Ee=116µW/cm ²		9.4		counts/ (µW/cm ²)
B ₄₄₀	Channel Blue440	White LED 5700K source, Ee=116µW/cm ²		10.9		counts/ (µW/cm ²)
PFOV	Package Field of View			±20.5		deg

Note(s):

1. Each channel is tested with GAIN = 3.7x, Integration Time (INT_T) = 166ms and T_{AMB} =25°C

2. The accuracy of each channel count is $\pm 25\%$



Figure 11: AS7264N LGA Package Field of View





Detailed Descriptions

Figure 12: Internal Block Diagram



XYZ Sensor

The AS7264N XYZ sensor is a next-generation digital color sensor device. It senses X, Y, Z standard observer filters compliant with the CIE 1931 standard observer color response in addition to near IR (NIR), long wavelength blue (490nm) and short wavelength blue (440nm) spectrum filters.

The sensor contains analog-to-digital converters (16-bit resolution ADC), which integrate current from each channel's photodiode. Upon completion of conversion cycle, the integrated result is transferred to the corresponding data register. Transfers are double-buffered to ensure integrity of the data is maintained.

Interference filters realize all filter responses and enable minimal life-time drift and very high temperature stability. Filter accuracy is affected by the optical angle of incidence which itself is limited by an integrated aperture and an internal micro-lens structure in the AS7264N. The package field of view (PFOV) is $\pm 20.5^{\circ}$ to deliver the specified accuracy. External optics can be used as needed to expand or reduce this built in PFOV.



Data Conversion

AS7264N spectral conversion is implemented via two photodiode banks. The first bank provides data from the X, Y, Z and NIR (near-IR) photodiodes. The second bank provides data from the same X and Y photodiodes as well as blue 440nm and blue 490nm photodiodes.

The spectral conversion process is controlled with two BANK Mode settings. Bank Mode 0 uses I²C registers for X, Y,B440 and B490 data. Bank Mode 1 uses I²C registers for X, Y, Z and NIR data. Sensor data is available in four I²C registers (NDATAL/NDATAH, XDATAL/XDATAH, YDATAL/YDATAH and ZDATAL/ZDATAH) as shown in the figures below.



Figure 14: AS7264N Sensor Data I²C Registers

I ² C Register	Bank Mode 0	Bank Mode 1
NDATAL/NDATAH	B490	NIR
XDATAL/XDATAH	Х	Х
YDATAL/YDATAH	Y	Y
ZDATAL/ZDATAH	B440	Z



Spectral Conversion and Data Acquisition

Spectral conversion uses a register set for integration time (register INT_T). If both photodiode banks are required to complete the conversion, the second bank requires an additional integration time. Minimum conversion time for a single bank is 2.8 milliseconds. If data is required from all 6 photodiodes the device must perform 2 full conversions (2x integration time). The user has control of gain for the photodiode current, programmed into bits 0 and 1 of the GAIN_ IDRV register where gain can be set to 1x, 3.7x, 16x or 64x. A wait time between integration cycles can be programmed into register WTIME using the same units as the INT_T register.

An auto zero function is automatically performed before the first data conversion after a power-on or reset, in order to achieve the best data quality. Auto zero corrects for internal device temperature. But since it's automatically done only once, it can also be manually run. Typically, if the temperature changes by 15 °C or more the auto zero should be manually run by writing to the Auto_Zero register (temperature is user calculated based on TMPL & TMPH registers values). But auto zero can also be manually done before every conversion. When auto zero function is complete the DONE bit (bit7) of Auto_Zero register will be set to 1.

The BANK bit (bit7) in the BANK register can be changed as needed before data conversion to acquire the desired channels. While conversion is continuous, timing is done using registers. Both polling and interrupt operation are then supported for "conversion complete" timing. Both require programming the INTR_POLL_EN register bit 2 to a 1. The conversion process is started by writing a 0x01 to the DATA_EN register followed by clearing any previous Data Valid bit in the INTR_POLL_CLR register. This is followed by a separate write of 0x03 to the DATA_EN register.

If the AS7264N interrupt output is to be used for data conversion timing the INTR_PIN_Config register should be programmed to 0xCA. The INT pin will then be asserted high at the completion of the conversion cycle. A 0x04 should be written to the INTR_POLL_CLR register to clear this interrupt which also clears polling bit 2 in the register.

If only polling is to be used for conversion timing, an external interrupt is not required and the INTR_PIN_Config register should be programmed to 0x00. Polling of bit 2 in the INTR_POLL_CLR register will return 0x00 if the conversion is not complete, and 0x04 if complete. Once complete a 0x04 should be written to the INTR_POLL_CLR register to clear bit 2, the polled bit.

For acquisition, done after conversion, data needs to be latched by writing 0x83 to the DATA_EN register. The purpose of latching the data by the user is to provide a mechanism for data to be coherent and under user control. Now, the data bank register can be read (one bank per single conversion-acquisition cycle). The CLR bit (bit2) should be

cleared by writing a 1 to the CLR bit (bit2) of the INTR_POLL_ CLR register (0xF8) after each conversion-acquisition cycle is completed.

Temperature Sensor

The Temperature Sensor measures on-chip temperature on demand, and enables temperature compensation procedures. The basic equation for calculating the internal temperature of the device is:

EQ1)
$$\frac{0.7604 - \frac{TMP_VALUE \bullet 2.048}{1024}}{2.046 \bullet 10^{-3}} - 40$$

(

TMP_VALUE is the derived from TMPL & TMPH (0xD2 [1:0] and 0xD1 [7:0]) register data. Temperature conversions are performed by writing 0x24 to the TMP_Config register. Polling the TMP_Config register will indicate data acquisition is complete upon reading 0x84. After reading 0x84 the TMP_Config register should be written to either 0x00 for idle or 0x24 to perform another temperature measurement. The result of the calculation is the device temperature in degree Celsius (°C).

Electronic Shutter with LED_IND or LED_DRV Driver Control

Under user control there are two LED driver outputs that can be used to control LEDs on the two driver pins. This allows different wavelength light sources to be used in the same system. The LED output sink currents are programmable and can drive external LED sources. After programming for current the sources can be turned off and on via registers to provide the AS7264N with an electronic shutter capability. If turning LEDs on, they should be fully on optically before a conversion begins and not shut off until after the conversion-acquisition cycle completes

The LED_IND pin can be turned on/off via the LED_IND register with values 0x01, 0x05, 0x09 and 0x0D for sink currents of 1mA, 2mA, 4mA and 8mA respectively.

For the LED_DRV pin, the GAIN_IDRV Register (0xB9) bits 7 and 6 control the drive strength of the pin for current values 12.5mA, 25mA, 50mA and 100mA. This register also controls the gain of all light acquisitions so care should be taken when writing to it. The LED_DRV pin can be turned on/off via the LED_DRV register bit 2.



Low Power Mode

AS7264N can be put into the low power mode by writing 0x02 to the POWER MODE Register (0x73). Write 0x00 to set it back to normal mode. Wait at least 50µs before doing further AS7264N operations after powering back to normal.

The sequence to configure AS7264N into low power mode:

- Write 0x00 to Register 0xFA
- Write 0x02 to Register 0x73
- AS7264N is in low power mode

The sequence to configure AS7264N out of low power mode:

- Write 0x00 to Register 0x73
- Wait for at least $50 \mu S$
- Write 0x03 to Register 0xFA
- AS7264N is in normal mode

Device Initialization and Pin Assignment

On power up device needs to be initialized as follows before programming registers to do data conversion and acquisition:

- Device Config 1 register: 0x70 written to 0x8A
- Device Config 2 register: 0x71 written to 0x02
- Device Config 3 register: 0xB0 written to 0x02
- Device Config 4 register: 0x88 written to 0x00
- Device Config 5 register: 0x9A written to 0x02
- Interrupt Operation: The only user defined pin functionality is whether to use pin 13 as an interrupt signal at the completion of data conversion. This is done by programming the INTR_PIN_Config register (0x22) to 0xCA. To disable interrupt function the INTR_PIN_Config register should be programmed to 0x00, which is the power-on and reset default.

RC Oscillator

An internal on-chip timing generation circuit provides a 16MHz temperature compensated oscillator for the AS7264N master clock.



Reset

Pulling down the RESN pin for longer than 100ms resets the AS7264N.





Figure 16: I²C Register Programming Flow Chart



Note(s):

1. When using shuttered LEDs, the LED source(s) should be at desired brightness before conversion starts.



I²C Slave Interface

Interface, control and reading sensor data is accomplished through an I²C compatible slave interface via a set of registers.

I²C Feature List

- Fast mode (400 kHz) and standard mode (100 kHz) support
- 7+1-bit addressing mode
- Write format: Byte
- Read format: Byte

I²C Register Set

The 7-bit I²C slave address of AS7264N is 0x49 plus one bit for read/write. When reading from I²C registers, the 7 + 1-bit address should be 0x93. When writing to I²C registers, the 7+1-bit address should be 0x92.

The figure below provides a summary of the AS7264N I²C register set. Figures after that provide additional details. All register data is hex, and all multi-byte entities are Big Endian (most significant byte is situated at the lower register address).

I²C register addresses not listed should be treated as reserved and not used.

Figure 17: I²C Register Set Overview

Addr	Name	<d7></d7>	<d6></d6>	<d5></d5>	<d4></d4>	<d3></d3>	<d2></d2>	<d1></d1>	<d0></d0>
	Device Version Registers								
0x10	DEV_ID				Device Ide	entificatior	ı		
0x11	DEV_VER		Device Version						
Device Configuration Registers									
0x70	DEV_Config_1		Device Configuration 1						
0x71	DEV_Config_2				Device Cor	nfiguration	2		
0xB0	DEV_Config_3				Device Cor	nfiguration	3		
0x88	DEV_Config_4				Device Cor	nfiguration	4		
0x9A	DEV_Config_5		Device Configuration 5						
			Pow	er Mode R	egister				
0x73	PWR_MODE			RE	SV			PM	RESV

Addr	Name	<d7></d7>	<d6></d6>	<d5></d5>	<d4></d4>	<d3></d3>	<d2></d2>	<d1></d1>	<d0></d0>	
Interrupt and Polling Control Registers										
0x22	INTR_PIN_Config	OP	IN			F	JNCT			
0xF8	INTR_POLL_CLR			RESV			CLR	RI	ESV	
0xF9	INTR_POLL_EN			RESV			EN	RI	ESV	
			LED	Control Re	gisters					
0xEA	LED_DRV			RESV			ON_OFF	RI	ESV	
0x84	LED_IND		RE	SV		CUI	RRENT	RESV	ON_OFF	
Auto Zero and Temperature Control Registers										
0xBA	Auto_Zero		RE	SV		C_EN	X_EN	Y_EN	Z_EN	
0xD1	ТМРН	Most Significant bits (9:2) of Temperature Measurement								
0xD2	TMPL			RE	SV			TN	MPL	
0xD3	TMP_Config	ISTAT	RESV	STRT	RESV		SF	RC		
			Senso	r Control F	Registers					
0xDB	BANK	BANK				RESV				
0xB9	GAIN_IDRV	IDI	RV		R	ESV		G	AIN	
0xD9	INT_T				Integra	tion Time				
0xDA	WTIME				Wai	t Time				
0xFA	DATA_EN	DL		RESV		WAIT	RESV	CON	PON	
	I		Sens	or Data Re	egisters					
0xDC	NDATA_L				N Channe	el Low Byte	9			
0xDD	NDATA_H				N Channe	el High Byt	e			
0xDE	YDATA_L				Y Channe	el Low Byte	2			
0xDF	YDATA_H				Y Channe	el High Byte	е			
0xEC	ZDATA_L				Z Channe	el Low Byte	5			
0xED	ZDATA_H				Z Channe	el High Byt	e			
0xEE	XDATA_L				X Channe	el Low Byte	5			
0xEF	XDATA_H				X Channe	el High Byt	e			



Detailed Register Description

Figure 18: Device ID and Version Registers

Addr: 0x01		Device Identification			
Bit	Bit Name	Default	Access	Bit Description	
7:0	DEV_ID	01110010	R	Device identification number	
Addr: 0x11		Device Version			
Bit	Bit Name	Default	Access	Bit Description	

Figure 19: Device Configuration Registers

Ac	ldr: 0x70			Device Configuration 1	
Bit	Bit Name	Default	Access	Bit Description	
7:0	DEV_Config_1		R/W	Device Configuration 1, must be initialized to 0x8A by external MCU	
Ac	ldr: 0x71			Device Configuration 2	
Bit	Bit Name	Default	Access	Bit Description	
7:0	DEV_Config_2		R/W	Device Configuration 1, must be initialized to 0x02 by external MCU	
Ad	ldr: 0xB0	Device Configuration 3			
Bit	Bit Name	Default	Access	Bit Description	
7:0	DEV_Config_3		R/W	Device Configuration 1, must be initialized to 0x02 by external MCU	
Ac	ldr: 0x88			Device Configuration 4	
Bit	Bit Name	Default	Access	Bit Description	
7:0	DEV_Config_4		R/W	Device Configuration 1, must be initialized to 0x00 by external MCU	
Ad	ddr: 0x9A			Device Configuration 5	
Bit	Bit Name	Default	Access	Bit Description	
7:0	DEV_Config_5		R/W	Device Configuration 1, must be initialized to 0x02 by external MCU	

Figure 20: Power Mode Register

Addr: 0x04/0x84		PWR_MODE				
Bit	Bit Name	Default	Access	Bit Description		
7:2	RESV	0	R/W	Reserved, set to 000000 if writing the register		
1	РМ	1	R/W	1= Normal Operation Power Mode 0= Low Power Mode		
0	RSVD	0	R/W	Reserved, set to 0 if writing the register		

Figure 21:

Interrupt Pin Configuration Register

Addr: 0x22		INTR_PIN_Config		
Bit	Bit Name	Default	Access	Bit Description
7:0	INTR_PIN_Config	0x00	R/W	0x00 = INT pin disabled 0xCA = INT pin enabled

Figure 22:

Interrupt and Polling Clear Register

Addr: 0xF8		INTR_POLL_CLR			
Bit	Bit Name	Default	Access	Bit Description	
7:3	RESV	00000	R/W	Reserved, set to 00000 if writing the register	
2	CLR	0	R/W	Set to 1 to clear any asserted interrupt pin INT (the interrupt channel ready must be enabled). If the interrupt channel ready is enabled this bit will read a 1.	
1:0	RSVD	00	R/W	Reserved, set to 00 if writing the register	

Figure 23:

Interrupt and Polling Enable Register

Addr: 0xF9		INT_POLL_EN				
Bit	Bit Name	Default	Access	Bit Description		
7:3	RESV	0	R/W	Reserved, set to 00000 if writing the register		
2:1	EN	0	R/W	Set to 1 to enable the channel data ready for polling or interrupt.		
0	RSVD	0	R/W	Reserved, set to 0 if writing the register		



Figure 24: LED Driver Register

Addr: 0xEA		LED_DRV			
Bit	Bit Name	Default	Access	Bit Description	
7:3	RESV	0	R/W	Reserved, set to 00000 if writing the register	
2	ON_OFF	0	R/W	Set to 1 to enable the LED_DRV pin to the current level specified by the register GAIN_IDRV (0xB9). Set to 0 to turn off.	
0:1	RSVD	0	R/W	Reserved, set to 00 if writing the register	

Figure 25: LED Indicator Register

Addr: 0x84		LED_IND			
Bit	Bit Name	Default	Access	Bit Description	
7:4	RESV	0	R/W	Reserved, set to 0 if writing the register	
3:2	CURRENT	00	R/W	For LED_IND pin current value (when on). Set to: 'b00=1mA; 'b01=2mA; 'b10=4mA; 'b11=8mA;	
1	RSVD	0	R/W	Reserved, set to 0 if writing the register	
0	ON_OFF	0	R/W	Set to 1 to enable the LED_DRV pin to the current level specified by the CURRENT bits. Set to 0 to turn off.	

Figure 26: Auto Zero Register

Addr: 0xBA		Auto_Zero			
Bit	Bit Name	Default	Access	Bit Description	
7	DONE	0	R/W	Will be set to 1 when any auto zero function is completed. Set to 0 if writing to the register.	
6:4	RESV	0	R/W	Reserved, set to 000 if writing the register	
3	B440_EN	0	R/W	Set to 1 to manually run auto zero on the B440 channel. Will be automatically set to 0 when DONE bit is set.	
2	X_EN	0	R/W	Set to 1 to manually run auto zero on the X channel. Will be automatically set to 0 when DONE bit is set.	
1	Y_EN	0	R/W	Set to 1 to manually run auto zero on the Y channel. Will be automatically set to 0 when DONE bit is set.	
0	Z_EN	0	R/W	Set to 1 to manually run auto zero on the Z/B490 channel. Will be automatically set to 0 when DONE bit is set.	



Temperature Measurement High Register (bits 9:2)

TMP_VALUE is the value from TMPL & TMPH (0xD2 [1:0] and 0xD1 [7:0]) registers (see the Temperature Sensor section of this datasheet). Temperature conversion controlled by the TEMP_ Config register.

Figure 27: Temperature Measurement High Register

Addr: 0xD1		ТМРН			
Bit	Bit Name	Default	Access	Bit Description	
7:0	TMPH		R	Most significant 8 bits (9:2) of the temperature measurement.	

Temperature Measurement Low Register (bits 1:0)

TMP_VALUE is the value from TMPL & TMPH (0xD2 [1:0] and 0xD1 [7:0]) registers (see the Temperature Sensor section of this datasheet). Temperature conversion controlled by the TEMP_ Config register.

Figure 28: Temperature Measurement Low Register

Addr: 0xD2		TMPL		
Bit	Bit Name	Default	Access	Bit Description
7:0	TMPL		R	Least significant 2 bits (1:0) of the temperature measurement.

Figure 29: Temperature Configure Register

Addr: 0xD3		TEMP_Config			
Bit	Bit Name	Default	Access	Bit Description	
7	ISTAT	0	R/W	Will be set to 1 when internal temperature measurement is complete. Set to 0 if writing to the register.	
6	RESV	0	R/W	Reserved, set to 0 if writing the register	
5	START	0	R/W	Set to 1 to start a temperature conversion cycle. Set to 0 for IDLE state.	
4	RESV	0	R/W	Reserved, set to 0 if writing the register	
3:0	SRC	0	R/W	Set to 0100 to start a temperature conversion cycle. Set to 0000 for IDLE state.	

Addr: 0xDB		BANK			
Bit	Bit Name	Default	Access	Bit Description	
7	BANK	0	R/W	Sets Bank mode for sensor channel selection: 0= Mode 0 for X, Y, D and D sensor data 1= Mode 1 for X, Y, Z and NIR sensor data	
6:0	RESV	0	R/W	Reserved, set to 0000000 if writing the register	

Figure 31:

Sensor Gain and LED_DRV Current Drive Register

Addr: 0xB9		GAIN_IDRV			
Bit	Bit Name	Default	Access	Bit Description	
7:6	IDRV	0	R/W	For LED_DRV pin current limit (when on). Set to: 'b00=100mA; 'b01=50mA; 'b10=25mA; 'b11=12.5mA;	
5:2	RESV	0	R/W	Reserved, set to 0000 if writing the register	
1:0	GAIN	0	R/W	Sensor channel gain setting (all channels) 'b00=1x; 'b01=3.7x; 'b10=16x; 'b11=64x;	

Figure 32: Integration Time Register

Addr: 0xD9		INT_T			
Bit	Bit Name	Default	Access	Bit Description	
7:0	INT_T	0xFF	R/W	Sets sensor integration time Integration time = (256 - value) * 2.8ms	