imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





austriamicrosystems AG

is now

ams AG

The technical content of this austriamicrosystems datasheet is still valid.

Contact information:

Headquarters: ams AG Tobelbaderstrasse 30 8141 Unterpremstaetten, Austria Tel: +43 (0) 3136 500 0 e-Mail: ams_sales@ams.com

Please visit our website at www.ams.com

austria**micro**systems

AS8501

Data Sheet

High precision voltage and current measurement sensor interface

1 Features

- 16 bits resolution
- Differential inputs
- Single + 5V supply
- Low power 15 mW
- SOIC16 package
- Self- and system-calibration
- with auto-calibration on power up
- 16 kHz maximum sampling frequency
- Internal temperature measurement
- Internal factory trimmed precision reference
- Programmable current sources
- Digital comparator
- Active wake-up
- PGA gains 1, 6, 24, 50, 100
- Zero offset
- Zero offset TC
- Extremely low noise
- Internal oscillator with comparator for active wake up
- 3-wire serial interface, μP compatible
- Temperature range 40 to + 125 °C
- Individual 24-bit serial number

2 Applications

- Battery management for automotive systems
- Power management
- mV/µV-meter
- High-precision voltage and current measurement

3 General description

The AS8501 is a complete, low power data acquisition system for very small signals (i.e. voltages from shunt resistors, thermocouples) that operates on a single 5 V power supply. The chip powers up with a set of default conditions at which time it can be operated as a read-only-converter. Reprogramming is at any time possible by just writing into two internal registers via the serial interface.

The AS8501 has four ground refering inputs which can be switched separately to the internal PGA. Two input channels can also be operated as a fully differential ground free input. The system can measure both positive and negative input signals.

The PGA amplification ranges from 6 to 100 which enables the system to measure signals from 7mV to 120 mV full scale range with high accuracy, linearity and speed.

The chip contains a high precision bandgap reference and an active offset compensation that makes the system offset free (better than 0,5 μ V) and the offset-TC value negligible. The built-in programmable digital filter allows an effective noise suppression if the high speed is not necessary in the application. The input noise density is only 35 nV / $\sqrt{H_z}$ and due to




Figure 1: Functional Block Diagram

the high internal chopping frequency the system is free of 1/f-noise down to DC.The 0-10 Hz noise is typical below 1 μ V i.e. as good or better than any other available chopper amplifier.

For high speed synchronous measurements the chip can run in an automatic switching mode between two input channels with preprogrammed parameter sets.

The circuit has been optimised for the application in battery management systems in automotive systems. As a front end data acquisition system it allows an high quality measurement of current, voltage and temperature of the battery.

With a high quality 100 $\mu\Omega$ resistor the system can handle the starter current of up to 1500 A, a continuous current of \pm 300 A as well as the very low idle current of a few mA in the standby mode.

For external temperature measurement the chip can use a wide variety of different temperature sensors such as RTD, PTC, NTC, thermocouples or even diodes or transistors. A built-in programmable current source can be switched to any input and activate these sensors without the need of other external components.

The measurement of the chip temperature with the integrated internal temperature sensor allows in addition the temperature compensation of sensitive parameters which increases the total accuracy considerably.

Sensor specific data can be stored in the internal Zener-Zap memory and are used to calibrate each measurement in the internal data processing unit before transmission to the external μC via the serial SDI interface. The flexibility of the system is further increased by a digital comparator that can be assigned to any measured property

(current, voltage, temperature) and an active wake-up in the sleep-mode. All analog input-terminals can be checked for wire break via the SDIinterface.

CONTENTS

	FEATURES	
2	APPLICATIONS	
3	GENERAL DESCRIPTION	
4	PIN FUNCTION DESCRIPTION FOR SOIC 16 PACKAGE	3
-		
5	ABSOLUTE MAXIMUM RATINGS	
6	ELECTRICAL CHARACTERISTICS	5
7	FUNCTIONAL DESCRIPTION	9
	7.1 POWER ON RESET	
	7.2 ANALOG PART, GENERAL DESCRIPTION	
	7.2.1 Reference voltage	
	7.2.2 Current sources 7.2.3 Internal temperature sensor	
	7.2.3 Internal temperature sensor	
	7.3.1 Sampling rate	
	7.3.2 Calibration	
	7.4 MODES OF OPERATION	
	7.5 REGISTER DESCRIPTION	
	7.5.1 OPM operation mode register (4 bits)	
	7.5.2 CRG general configuration register (28 bits)	
	7.5.3 CRA measurement channel A configuration register (17 bits)	
	7.5.4 CRB measurement channel B configuration register (17 bits)	
	 7.5.5 ZZR Zener-Zap register (188 bits) 7.5.6 CAR calibration register (110 bits) 	
	7.5.7 TRR trimming register (20 bits)	
		······································
	7.5.8 THB alarm (Wake-up) threshold register (17 bits)	25
	7.5.8 THR alarm (Wake-up) threshold register (17 bits)	
8	 7.5.8 THR alarm (Wake-up) threshold register (17 bits) 7.5.9 MSR measurement result register (18 bits) 	
8	7.5.8 THR alarm (Wake-up) threshold register (17 bits) 7.5.9 MSR measurement result register (18 bits) DIGITAL INTERFACE DESCRIPTION	
-	7.5.8 THR alarm (Wake-up) threshold register (17 bits) 7.5.9 MSR measurement result register (18 bits) DIGITAL INTERFACE DESCRIPTION	
-	7.5.8 THR alarm (Wake-up) threshold register (17 bits) 7.5.9 MSR measurement result register (18 bits) DIGITAL INTERFACE DESCRIPTION	25 25 25 25 25 25 25
-	7.5.8 THR alarm (Wake-up) threshold register (17 bits) 7.5.9 MSR measurement result register (18 bits) DIGITAL INTERFACE DESCRIPTION	
-	7.5.8 THR alarm (Wake-up) threshold register (17 bits) 7.5.9 MSR measurement result register (18 bits) DIGITAL INTERFACE DESCRIPTION	
-	7.5.8 THR alarm (Wake-up) threshold register (17 bits) 7.5.9 MSR measurement result register (18 bits) DIGITAL INTERFACE DESCRIPTION	
-	7.5.8 THR alarm (Wake-up) threshold register (17 bits) 7.5.9 MSR measurement result register (18 bits) DIGITAL INTERFACE DESCRIPTION	25 25 25 25 25 25 25 26 26 27 28 29 29
_	7.5.8 THR alarm (Wake-up) threshold register (17 bits)	25 25 25 25 25 25 25 26 27 27 28 29 29 33
-	7.5.8 THR alarm (Wake-up) threshold register (17 bits)	25 25 25 25 25 25 25 26 26 27 28 29 29 29 33 33 34
_	7.5.8 THR alarm (Wake-up) threshold register (17 bits)	25 25 25 25 25 25 25 25 26 27 28 29 29 29 33 33 34
_	7.5.8 THR alarm (Wake-up) threshold register (17 bits)	25 25 25 25 25 25 25 26 27 28 29 29 29 29 33 33 34 34
9	7.5.8 THR alarm (Wake-up) threshold register (17 bits)	25 25 25 25 25 25 26 27 28 29 29 29 29 33 33 34 34 34
9	7.5.8 THR alarm (Wake-up) threshold register (17 bits)	25 25 25 25 25 25 26 27 27 28 29 29 29 33 33 34 34 34 35 35
9	7.5.8 THR alarm (Wake-up) threshold register (17 bits)	25 25 25 25 25 25 26 27 28 29 29 29 29 33 33 34 34 34 34 35 35 36
9	7.5.8 THR alarm (Wake-up) threshold register (17 bits)	25 25 25 25 25 25 25 26 26 27 28 29 29 29 29 33 33 34 34 34 34 34 35 35 35 35 35 38
9	7.5.8 THR alarm (Wake-up) threshold register (17 bits)	25 25 25 25 25 25 25 26 26 27 28 29 29 29 29 33 33 34 34 34 34 34 35 35 35 35 35 38
9 10 11	7.5.8 THR alarm (Wake-up) threshold register (17 bits)	25 25 25 25 25 25 26 27 27 28 29 29 29 33 33 34 34 34 34 34 35 35 35 35 35 38 38
9 10 11 12	7.5.8 THR alarm (Wake-up) threshold register (17 bits) 7.5.9 MSR measurement result register (18 bits) DIGITAL INTERFACE DESCRIPTION 8.1 CLK 8.2 INTN. 8.3 SDI BUS OPERATION. 8.4 DATA TRANSFERS. 8.5 SDI BUS TIMING. 8.6 SDI ACCESS TO OTP MEMORY. 8.6.1 ZZR register bit mapping. 8.6.2 Stored ZZR-register mapping. GENERAL APPLICATION HINTS. 9.1 GROUND CONNECTION, ANALOG COMMON. 9.2 THERMAL EMF. 9.3 NOISE CONSIDERATIONS. 9.4 SHIELDING, GUARDING. 7 TYPICAL PERFORMANCE CHARACTERISTICS. PACKAGE DIMENSIONS. REVISION HISTORY 8 ORDERING INFORMATION.	25 25 25 25 25 25 26 27 28 29 29 29 33 33 34 34 34 34 34 35 35 35 35 36 38 38 38
9 10 11 12 13	7.5.8 THR alarm (Wake-up) threshold register (17 bits) 7.5.9 MSR measurement result register (18 bits) DIGITAL INTERFACE DESCRIPTION 8.1 CLK 8.2 INTN. 8.3 SDI BUS OPERATION. 8.4 DATA TRANSFERS. 8.5 SDI BUS TIMING. 8.6 SDI ACCESS TO OTP MEMORY. 8.6.1 ZZR register bit mapping. 8.6.2 Stored ZZR-register mapping. GENERAL APPLICATION HINTS. 9.1 GROUND CONNECTION, ANALOG COMMON. 9.2 THERMAL EMF. 9.3 NOISE CONSIDERATIONS. 9.4 SHIELDING, GUARDING. 7 TYPICAL PERFORMANCE CHARACTERISTICS. PACKAGE DIMENSIONS. REVISION HISTORY 8 ORDERING INFORMATION.	25 25 25 25 25 25 26 26 27 28 29 29 29 29 33 33 34 34 34 34 34 34 34 35 35 35 35 35 35 35 38 38 38 38 38

4 PIN function description for SOIC 16 package

PIN	Name	description	Comment
	DOLU		analog common for VBAT, ETS and ETR; return for internal
-	RSHL	anlalog input from shunt resistor low side	current source
2	RSHH	anlalog input from shunt resistor high side	
3	ETS	analog input with reference to RSHL	
		analog input for differential input ETS-VBAT	
		analog output for current-source	
4	VBAT	analog input with reference to RSHL	
		analog input for differential input ETS-VBAT	
		analog output for current-source	
5	VSS	0V-power supply for analog part	
6	EZPRG	digital power input for programming Zener fuses.	This input must be open or connected to VDDD. It is not intended, that OTP content is modified by the user.
7	VSSD	0V-power supply and ground reference point for digital part	
8	CLK	digital input for external clock, master clock input	external clock typical 8.192 MHz; during MWU-mode external connection must be high impedance or connected to VDDD to reduce current consumption
9	SCLK	serial port clock input for SDI-port	the user must provide a serial clock on this input
10	SDAT	serial data in- and output	
11	INTN	Digital I/O for interrupt from comparator	signal wake-up to external µC
		conversion ready flag for external interupt and synchronisation	in normal mode
12	VDDD	+ 5V digital power supply	
13	VDDA	+ 5V analog power supply	
14	REF	reference input/output	must be connected to VSS with a 30 nF capacitor
15	AGND	analog ground, ground reference for ADC	this PIN must be connected with a 50-100nF-capacitor to VSS; no direct connection to VSSD/VSS allowed
16	ETR	analog input with reference to RSHL	
		analog output for current-source	
Table	I. Pin Dos		۹J

Table 1: Pin Description




Figure 2: Schematic Package outline SOIC 16

5 **Absolute Maximum Ratings**

Stress beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated under "Operating Conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. All voltages are defined with respect to VSS and VSSD. Positive currents flow into the IC.

Nr.	PARAMETER	SYMBOL	MIN	ТҮР	MAX	UNIT	NOTE
0	Supply voltage	VDD	-0.3		7.0	V	Polarity inversion externally
	Analogue VDDA and digital VDDD						protected
1	Input pin voltage	v _{in}	-0.3		VDD +0.3	V	
2	Input current	I _{SCR}	-100		100	mA	JEDEC 17
	(latch-up immunity)						
3	Electrostatic discharge	ESD	-2		2	kV	1)
4	Ambient temperature	TA	-40		125	οC	(Tj = 150°C)
5	Storage temperature	T _{STRG}	-55		150	οC	
6	Soldering conditions	TLEAD			260	°C	2)
7	Humidity, non-condensing		5		85	%	
8	Thermal resistance	R _{thJA}			75	K/W	
9	Power dissipation	P _{TOT}			350	mW	

Notes:

 $^{1)}$ MIL 883 E method 3015, HBM: R =1.5 k\Omega, C =100pF.

²⁾ Jedec Std - 020C, lead free

6 Electrical characteristics

VDDA=5V +/-0.1 V, fclk=8.192 MHz, chopping ratio MM=4 (see 7.5.3), oversampling frequency=2.048 MHz, oversampling ratio=128 temperature range : -40 to 125°C if not otherwise noted

symbol	parameter	conditions	min	typ	max	units			
input charac	teristics								
G1	for gain 1 the input signal is connected directly to th input of the converter, this is not possible for the RSHH-RSHL input								
Gain	gains of PGA	ains of PGA 6, 24, 50, 100 ¹⁾							
AC_g6	Accuracy at gain 6	0 to 85 °C -40 to 125°C	1.0 1.5			% @-120mV % @-120mV	2) 3),4)		
AC_g24	Accuracy at gain 24	-40 to 125 C 0 to 85 °C -40 to 125°C	0.5	0.08 0.3		% @+-20mV % @+-20mV % @+-20mV	2) 3) 4)		
AC_g50 AC_g100	Accuracy at gain 50 Accuracy at gain 100	0 to 85 °C 0 to 85 °C	1.0	0.3		% @+-2011V % @+-10mV % @+-5mV	4)		
Vin	input voltage ranges	G1	-350	-300 to + 800	900	mV	5) 6) 5) 7)		
	(with reference to RSHL)	G6 G24	-200 -40	+/- 120 +/- 30	160 40	mV mV	5) 7)		
		G50 G100	-20 -10	+/- 15 +/- 7.5	20 10	mV mV	5) 8) 5) 8)		

Notes:

¹⁾ the absolute gain values are subjected to a manufacturing spread of +/-30% max in the full temperature range. all gain values can be digitally calibrated together with the external circuitry with a resolution better than 0.065%

²⁾ Current measurement paths for G6 and G24 are trimmed for minimum Temperature coefficient. The trimm algorithm is based on a 2 temperature measurement at 23°C and 60°C.

Accuracy is mainly determined by bandgap characteristic and gain variation over temperature.

A TC shift of typically -15 ppm/K will occure during solder process which is compensated by a systematic offset during trimming.

³⁾ due to a nonlinear behaviour of the gain and reference voltage over temperature the accuracy is lower for the extended temperature range.

⁴⁾ The minimum limits for G50, G100 are derived from device characterization and not tested. Towards 125°C the TC values are higher. therefore it is recommended to use these gain settings only for applications in the temperature range 0 to 85°C.

⁵⁾ if not otherwise specified the ranges are calibrated to the typical values. The maximum and minimum value represent the maximum usable span accepting linearity deviation up to 1000 digits. Min, max limits are tested at room temperature only!

⁶⁾ this gain range is not using the internal PGA, the input is directely connected to the AD-converter. Therefore the input resistance is lower then for other gain ranges.

It has been designed mainly for positive input voltages up to 0.8 V i.e. for measurements of temperature with transistors and diodes.

The limitation for negative input voltages is due to the onset of conduction of the input protection diodes.

K e chini co

⁷) the ASSP is optimised for G6 and G24 concerning linearity, speed and TC, therefore these ranges are recommended whenever possible.

⁸⁾ because of higher TC value at elevated temperature G50 and G100 are recommended for applications in the temperature range 0 to 85°C

Electrical characteristics (continued)

VDDA=5V +/-0.1 V, fclk=8.192 MHz, chopping ratio MM=4 (see 7.5.3), oversampling frequency=2.048 MHz, oversampling ratio=128 temperature range : -40 to 125°C if not otherwise noted

symbol	parameter	conditions	min	typ	max	units	
cal err	calibration error	G1. 720 mV		0.1	0.2	%	1)
	for 30 000 digits output at	G6, 120 mV		-			
	full range	G24, 30 mV					
		G50, 15 mV					
		G100, 7.5 mV					
lin_err	nonlinearity	gain 6 @ room temp		0.1	0.3	% or 30 digits ²⁾	
		gain 24 @ room temp gain 50 @ room temp		0.03 0.05	0.05 0.07	% or 10 digits ²⁾ % or 15 digits ²⁾	
		gain 100 @ room temp		0.05	0.07	% or 20 digits ²⁾	
lin_errTC	TC of linearity error	all gains		1	5	ppm/K	3)
	offset voltage:						
Vos	RSHH_RSHL	-40 to 125°C	-0.5	0.2	0.5	μV	4)
	offset voltage: ETS, ETR,						
	VBAT	-40 to 85°C	-2	0.5	1	μV	4)
		85 to 125°C	-4	1	2	μV	4)
dVos/dT	Offset voltage drift: RSHH- RSHL	-40 to 85 °C		0.002		μV/K	
0005/01	input bias/leakage current,	-40 10 65 0		0.002		μν/κ	
lb	all channels	room temperature	-1	0.2	1	nA	5)
	voltage noise density						
Vndin	(G=24)	f=0 to 1 kHz		35	50	nV//Hz	6)
	current noise density						
Indin	(G=24)	f=10 Hz	5	20	100	fA//Hz	6)
en p_p	voltage noise, peak (G=24)	0 to 100 Hz	2	3	5	μV	6) 6)
en RMS	voltage noise, RMS (G=24)	0 to 10 Hz 1000 Hz	0.5	1.5	1.5	μV μV	0)
	signal to noise (G=24,	1000112		1.0	2	μv	
SNR	G4.8)	room temperature	90	100		dBmin	
	signal to distortion (G24,						
SDR	G4.8)	room temperature	80	100		dBmin	
CCI	chanel to chanel insulation	room temperature	-70	-90		dBmax	
PSRR	power supply rejection ratio	4.9 to 5.1 V	-50	-60		dBmax	

Notes:

¹⁾ at room temperature / corresponding calibration factors are stored within the ZZR-register

²) whatever is lower. Maximum limits for gains 50 and 100 are derived from device characterization and are not tested.

³⁾ this value measured in raw mode at room temperature and at 60°C. Maximum limits over temperature range are derived from device characterization.

⁴⁾ TC variations are included in the above given maximum limit of linearity error. Max value is derived from device characterization and not tested

⁵⁾ Leakage current is specified for all gain settings (except G1) for positive input voltages below 200 mV. Test is done at different input voltages with subsequent extrapolation for 200mV. In the temperature range 85-125°C it may be as high as 5 nA at the upper limit. In normal operation a temperature independent digital offset of -0.7 digits is present due to internal rounding.

⁶⁾ This parameter is not measured directly. It is measured indirectly via gain measurement of the whole path at room temperature

Electrical characteristics (continued)

VDDA=5V +/-0.1 V, fclk=8.192 MHz, chopping ratio MM=4 (see 7.5.3), oversampling frequency=2.048 MHz, oversampling ratio=128 temperature range : -40 to 125°C if not otherwise noted

symbol	parameter	conditions	min	typ	max	units	
data conversion		•			ł		1
RES	resolution	all channels		16		bits	1) 2)
Vref	reference voltage	room temperature	1.13	1.21	1.30	V	3)
Vref_TC	temperature coefficient of Vref		-50		50	ppm/K	4)
Vref_Ri	internal resistance of Vref	Rload > 50 kOhm		200		Öhm	
fovs	clock frequency			4.096		MHz	
R1	oversamplig ratio		64	128			
MM	conversions during chopper cycle			4	8		
BW	bandwidth		7.8	1000	16000	Hz	
av	internal averaging		1	4	1024	cycles	
fclk	external clock frequency		0.05	8.192	10	MHz	5)
CLK_extdiv	clock division factor			2	4		
DR_clk	duty ratio of external clock			50		%	
int_fclk	internal clock frequency		180	250	330	kHz	
analog inputs		RSHH, VBAT, ETS	, ETS				
Rin	input resistance	Ue < 150 mV	50	100		MOhm	
Cin	input capacitance at gain 24		8	15	30	pF	
internal temperatu	re sensor						
T_out20	output at 23°C	G 6, typical	22500	23 000	23500	digits	6)
T_sl	slope	-20 to 100°C	73	75	77	digits/degC	7)
Terr85	error of temperature measurement	0 to 85°C		0.5	2	degC	7)
Terr125		-40 to 125°C		1	3	degC	7)
current source		output to RSHH, RS					
lcurr_rshh			1.5	2	3	μA	

Notes:

¹⁾ with external averaging the resolution can be increased up to 21 bits with an effective sampling rate below 10 Hz

²) the system works in overflow condition without degradation of accuracy up to 1.4 * range width.

This means that the overflow bit can work as bit no.17 in this range.

³⁾ the absolute value will be trimmed digitally to (1.28*/-0.01) V at 23°C, if not otherwise specified

⁴⁾ the TC-value will be trimmed digitally to end up with a typical TC-value of the output (total measurement path) at G24 better than 20 ppm/K the TC- value of the

reference voltage after trimming may be typically as high as 50 ppm/K due to manufacturing spread. Min,max limits are not tested but derived from device

characterization

⁵⁾ in the temperature range 0 - 85°C the clock frequency can be increased to 12 MHz

6) value trimmed to +/- 30 digits during final test and stored into ZZR

< echico

⁷⁾The slope of the sensor is measured on sample basis per lot and not tested per device. The specified limits are derived from device characterization.

Electrical characteristics (continued)

symbol	pe : -40 to 125°C if not otherwise noted parameter	conditions	min	typ	max	units	
programmable	current source	output to Vbat, ETS,	or ETR				
lcurr_ON	current level		0		248	μA	•
I_steps	current steps		6	8	10	μA	
Dcurr	accuracy, room temperature	248 µ A		0.2	0.5	%	
TC_CS	temperature coefficient		830	900	1000	ppm/K	1)
lcurr_OFF	current when off	room temperature		0.001	0.01	μA	
lcurr_Ri	internal resistance of current source	Ua < 2 V		10		MOhm	
digital CMOS in	puts with pull up and schmidt-trigger		input PINs (CLK and SCLK			
Vih	high level input voltage	VDDD=5V	3.5			V	
Vil	low level input voltage	VDDD=5V			1.5	V	
lih	current level	VDDD=5V, Vih=5V	-1		1	μA	
lil	current level	VDDD=5V, Vil=0	30		120	μA	
digital CMOS ou	utputs	output PINs SDAT a	nd INTN				
Voh	high level output voltage	VDDD=5V, -633uA	4.5			V	401
Vol	low level output voltage	VDDD=5V, 564uA			0.4	V	
CI	capacitive load	,			20	pF	
Tristate digital I	/0						
Voh	high level output voltage	VDDD=5V, -633uA	4.5			V	
Vol	low level output voltage	VDDD=5V, 564uA			0.4	V	
	tristate leakage current to						
loz	VDDD,VSSD	VDDD=5V	-1		1	μA	
Vih	high level input voltage	VDDD=5V	3.5			v	
Vil	low level input voltage	VDDD=5V			1.5	V	
EZPRG input							
	programming voltage - for factory						
Vprg	programming only	VDDD=5V	-	-	-	V	2)
supply current							
Isup	normal operation	VDDD=VDDA=5V		3	5	mA	
law	active wake-up	VDDD=VDDA=5V		40	100	μA	3)
supply voltage						-	
VDDA	positive analog supply voltage		4.7	5.0	5.3	V	4)
VDDD	positive digital supply voltage		4.5	5.0	5.5	V	
VSS, VSSD	negative supply voltage			0		V	
Power On Rese							
Vporhi	Power on reset Hi		2.5		4.1	V	5)
Vhyst	Hysteresis		0.1		0.3	v	5)

Notes:

¹⁾ not tested, derived from device characterization

²⁾ for factory calibration only. During normal operation this PIN must be connected to VDDD.

³⁾ the average current is dependent on the on-time of the measurement system i.e. it can be programed via the CRA register

 $^{\rm 4)}$ stability of analog supply should be within +/- 0.1 V $^{\rm 5)}$ tested at room temperature only

7 Functional Description

7.1 Power on Reset

The power on reset is iniciated during each power up of the ASSP and can be triggered purpously by reducing the analog supply voltage (VDDA) to a value lower than Vporlo for a time interval longer than 0.5 µ sec.

During power on reset sequence the following steps are performed automatically:

- The chip goes to mode MZL (see 7.4)
- Internal clock is enabled
- The calibration constants are loaded from Zener-zap memory to the appropriate registers (ZTR=>TRR, ZCL=>CAR). The load procedure is directed by the internal clock and can be monitored on INTN pin. 188 clock pulses are generated from the internal oscillator source. Pulse period is equal to internal clock period.

After the power-on reset sequence is finished:

- the operation continues with internal clock if no external clock is detected. In this case the ASSPs switches to mode MWU with default value of threshold register (2¹⁴)
- If external clock is available the ASSP switches to mode current measurement MMS (default measurement with default configuration: gain=100, fovs=4.096MHz, R1=64, MM=4, R2=1, NTH=214).
- The microcontroller can communicate via SDI interface whenever appropriate, i.e. CAR and TRR register can be rewritten from the µC if necessary.
- Because the automatic selected calibration factor (CGI4) is loaded with zeros, the ASSP delivers constant zero at the output to allow the μC to check for an unwanted POR. To bring the ASSP back into normal operation for current measurement with gain100 the μC has to copy the CAU4 content into the CGI4 factor in the CAR-register. (see also 7.5.5 and 8.6.2)

7.2 Analog part, general description

The input signals are level shifted to AGND (+ 2.5 V) then switched by the special high quality MUX- which contains also the chopper – to the input of the programmable gain amplifier (PGA). This low noise amplifier is optimised for best linearity, TC- value and speed at gain 24.

The systems contains an internal bandgap reference with high stability, low noise and low TC-value. The output of a programmable current source can be switched to the analog inputs VBAT, ETS and ETR for testing the sensor connections

or for external activation of resistors, bridges or sensors (RTD, NTC). The voltage drop generated by the current is measured at the corresponding input/output PIN.

For the wire break test of the RSHH and RSHL inputs special low noise current sources are implemented.

The integrated temperature sensor can also be switched to the PGA by the MUX and measured any time. The chip temperature can be used for the temperature compensation of

the gain of the different channels in the external µC, which increases the absolute accuracy considerably.

The offset of the amplifier itself is already fairly low, but to guarantee the full dynamic range it can be trimmed via the digital interface to nearly zero independent of the autozero chopping function.

In the same way the manufacturing spread of the absolute value of the reference voltage can be eliminated and the TC-value set to nearly zero by a trimming process via the SDI interface.

For more details of the input multiplexer see the following schematic. The position of all switches is defined by writing into the registers CRA, CRB and CRG via the SDI bus, which is explained in 7.5.2 through 7.5.4.




Figure 3: Multiplexer

7.2.1 Reference voltage

The ASSP contains a highly sophisticated precision reference voltage. Its typical temperature dependence is a slight parabola shaped curve and is shown in figure 21. This reference voltage is used mainly for the internal AD-converter, but can also be used for external purposes if the impedance of the external circuitry is high enough.




Figure 4: Reference voltage as function of resistance load

The absolute value and its temperature coefficient (TC) is given by the content of the TRR register. This opens the possibility to calibrate the reference voltage to the optimum absolute value (i.e. 1.28 V) and the TC value to zero thus eliminating fully the production spread.

Writing into subregister TRIMBV of TRR changes the absolute value linearly by 5.1 mV per digit as shown in the following graph and described in full detail in 7.5.7




Figure 5: Reference voltage as function of temperature

Trimming the TC value is similarly done by writing into subregister TRIMBTC. Since the TC trimming is also changing the absolute value it is important to trim the TC first and then the absolute value.




Figure 6: Temperature coefficient as function of TRIMBTC setting

The TC trimming also opens the unique possibility to change the TC-value within the time of reprogramming of the TRR-register (i.e. within µ sec) to allow the compensation of

different TC-values of the external circuitry for different channels.

In addition it can be used for very fast autocalibration of the total TC of a given channel. An external reference voltage is applied to the channel to be checked. Then all numbers from 0 to 31 are written into subregister TRIMBTC and a reading is done for the input voltage and the internal temperature as well. The same is repeated at any temperature above RT. From these data the TRIMBTC setting for a minimum drift can be easily calculated.

7.2.2 Current sources

The AS8501 contains several current sources which can be used for checking all input lines for wire brake, to control external circuitry or to activate external sensors.

Main current source

The main current source can be digitally controlled via the content of the CRG register in 31 steps of 8 µ A in the range of 0 to 248 µ A. Its absolute value can be calibrated by writing in the subregister TRIMC of TRR.

The current source can be switched to the inputs VBAT, ETR or ETS to activate external sensors like RTDs, NTCs or resistance briges and strain gages. It can also be used to detect a wire breake of external connected sensors. Performing a measurement with a high and a low (or zero) current opens the possibility to eliminate thermal EMF voltages in external sensors.

Secondary current sources

The ASSP contains two other high quality current sources supplying a current of approx. 2µA at the inputs RSHL and RSHH. These current sources can be switched on and off at any time to check the correct connection of both terminals. During off state they must not interfere with the high sensitive voltage inputs, especially the noise level should not be increased. If one of the terminals is an open connection the amplifier goes into saturation and the overflow bit is set.

7.2.3 Internal temperature sensor

The ASSP contains a high sensitive precision temperature sensor which can be used at any time. The sensor supplies a very linear voltage signal with an offset at 23 degC, which is calibrated and stored in the ZZR-register. The voltage can be measured using the internal circuitry with gain 6, with free selection of all other parameters defining the sampling rate.




Figure 7: Measurement of internal temperature sensor over oil bath temperature

The slope of the curve is approx. 75 digits per degC.

The calculation of the temperature has to be done in the external µC acc. to the following simple formula:

Tint=(Uint(T)-Uint(23)) / 75 + 23°C

Uint(T) is the measured result and Uint(23) is the reference value at 23°C, which is stored as an 11 bit-word in the ZZR-register.

Bits 15, 14, 13 and 12 will always be the same at room temperature (0101 bin or 20480 dec), therefore it makes no sense to store them for each single part. In addition we dont need the high resolution of one digit, which means 1/71.3 = 14 milli Kelvin. Therefore we cut the last bit and achieve a word of 11 bit length, which finally is stored in the ZZR-register as shown in the ,stored ZZR-register mapping' given in 8.6.2

Example:

value stored in the ZZR-register:

1060 dez or 10000100100 bin

```
Uint(23) = 0101 10000100100 0 = 22600 dec
Add register content Add
```

If your measured value is : Uint(T) = 23767 dec

Ti[°C]= ((23767-22600) / (75 digits / °C)) + 23 °C = 15.6 °C + 23 °C = 38.6 °C

7.3 Digital part

In the digital part the result of the AD-converter is processed, i.e. calibration, active offset cancellation and filtering is done. In addition the communication via the serial SDI interface is handled and all circuit functions (like voltage and current path settings, chopping, dechopping) are controlled.

Whenever the power supply line returns from below 2.0 V to above 3.5 V a power-up circuitry is activated which loads the internal calibration registers from the Zener-Zap memory into the working register and starts the chip in a special default mode.

7.3.1 Sampling rate

the sampling rate (SR) is defined by the setting of parameters in register CRA or CRB. The oversampling frequency (OSF), the oversampling ratio (OSR), the chopping ratio (MM) and the averaging number (AV). The sampling rate can be calculated acc. to the following formula:

SR= OSF/(OSR*MM*AV)

For an clock frequency of 8.192 MHz it can vary between 16 000 kHz and 1.95 Hz.

In the dual mode the ASSP is switching automatically between the two channels and it needs at least one measurement for each polarity to get a valid measurement. In addition the ASSP needs some time to reprogram the internal registers and switches. Therefore the maximum sampling frequency is limited to 7.5 kHz for the above given clock frequency. The internal averaging is not working in the dual mode, but the sampling frequency can be different for each channel.

7.3.2 Calibration

The calibration of the ASSP is done by a test setup as follows:

- room temperature calibration of the internal temperature sensor
- absolute input-output calibration for all gain settings
- TC calibration for the measurement path for gain 24

The absolute input-output calibration of the gain ranges is done that way that for a given input voltage 30 000 digits at the output are produced:

Table 7.2.2

gain	input/mV	output/digits
1	720	30 000
6	120	30 000
24	30	30 000
50	15	30 000
100	7.5	30 000

In addition the ASSP receives an individual 24-bit serial number.

The TC-value of the output (total measurement path) for G24 is trimmed to a minimum value by selecting the best setting of the TRIMBTC subregister of the TRR register (see 7.5.7).

A similar calibration is done for the other subregisters TRIMBV, TRIMA and TRIMC for the absolute value of the reference voltage, the offset of the PGA and the current source respectively.

All these data are stored in the ZZR register according to the ,stored ZZR-register mapping' given in 8.6.2

7.4 Modes of operation

The AS8501 can run in different operation modes, which are selected and activated via the serial interface.

Detailed description:

Mode 0: MZL

In power-on reset sequence, which is initiated by the on-chip power-on reset circuit whenever the power is connected, the registers are loaded from the Zener-Zap memory.

Mode 1: MMS

Measurement mode where the definition is taken from the registers CRA and CRG defined later on. The measurements are continuous and measured results are available after the ready flag (INTN pin) is set to LO. The result can be read by the μ C any time after this bit is set to LO. However, to obtain the best noise performances the result should be read when INTN pin is at LO state. All modules are in power-up.

Mode 2: MMD

Dual channel measurement mode. Two consecutive different measurements are performed according to the settings in the configuration registers CRA, CRB and CRG defined later (usually CRA defining current measurements and CRB voltage measurement). One complete measurement is performed with each setting. CRG register holds common settings.

The measurements are continuous (A,B,A,B). The 17th bit in the output register defines, which measurement has been executed according to the definition LO=A, HI=B.

The number of consecutive measurements with equal configuration is defined in register CRG (bits s3,s2,s1,s0). All modules are in power-up.

Mode 3: MWU

In this wake-up mode the internal clock finclk=256kHz is running and one complete measurement is performed in the period from 1 to 1.5 s with the parameter settings of the CRA register. Before the actual measurement is performed the logic powers up all internal circuits especially the AGND and the Vref. If the external load is higher than 70 kOhms both signals can be used for external triggering or even as interrupt for the μ C. If the external clock is not running, this input should be high impedance. To achieve a stable low idle current the oversampling ratio should be set to

R1=128 and the CFG register must be programmed to x00003, see also 7.5 'Register description'. It is assumed that the threshold level in the THR register is defined within the 16 bit range, if not the default value is 210

After one measurement is finished all modules except the on- board oscillator and divider are switched into power down condition to save power. The MSR register is updated with the last measurement result. Whenever this value exceeds the digital threshold the (wake-up) INTN pin goes LO for one clock cycle to trigger the wake-up event in the external μ C.

After that the circuit returns in power-down for approximately 1s. During this time the last measurement (MSR register) is available on the SDI interface.

In this intermediate sleep-mode all modules except internal oscillator and divider are in power-down mode. The SDI interface works independent which means that the measurement result is available by reading the MSR register. At any time the microprocessor can start any other mode via SDI. In such a case the external clock must be switched on first.

The chip goes in MWU mode (mode 3) after it received the command for that. After that command 6 or more additional CLK pulses are needed before external clock may go to power down mode (no CLK pulses, high level because of internal pull-up resistors). This 6 CLK pulses are needed for synchronisation. On the way back to normal mode this restriction is not needed.

Mode 4: MAM

In this alarm mode the measurement defined in CRA is going on. The channel bit in the THR register must be cleared (channel A). The threshold value may be positive or negative. Whenever the measured value exceeds the digital threshold value in the THR register the pin INTN (in this mode its function is to signal alarm-condition) goes LO for one clock cycle. For negative threshold value the signed measurement result must be more negative than the THR value to activate the alarm. During measurements the signal INTN is high. All modules are in power-up, measurements are continuously going on.

Mode 5: MZP

Zener-Zap programming/reading. This mode for factory programming only and should not be used by the customer.

Mode 6: MPD

Power down mode. Individual analog blocks can be disabled/enabled. The data acquisition system is not running during this mode is activated.

Mode 7: MSI

The operation in this mode is exactly the same as in MMS mode except that the internal clock is used. The SDI interface signals can become active whenever appropriate. This mode can be used if no external clock CLK is available. The measuring speed

is reduced by a factor of 16.

Modes 8-15: These modes are reserved for testing purposes and should not be used by the customer. Reading and writing of some registers is only possible in these higher modes. Write to registers CAR (calibration register) and TRR (trimming register) is allowed only in test modes.

Modes of operation, register OPM

Mode	Name	Description	mo3	mo2	mo1	mo0
0	MZL	Power on, loading from Zener-Zap memory	0	0	0	0
1	MMS	Single measurement	0	0	0	1
2	MMD	Double measurement (A,B,A,B)	0	0	1	0
3	MWU	Wake-up	0	0	1	1
4	MAM	Alarm	0	1	0	0
5	MZP	Zener program/read	0	1	0	1
6	MPD	Power down	0	1	1	0
7	MSI		0	1	1	1
8-15		Reserved for testing ¹⁾	1	х	х	х

Notes:

1) Register addresses 12, 13, 14 and 15 are reserved for testing and future options; operations on these registers must be avoided

7.5 Register description

In the following sections the register contents and their functions are described in detail. Since the length of some registers is too long to present clearly, the registers are logically subdivided according to their functions and described separately.

All internal functions are controlled by the contents of these registers which can be reloaded via the serial SDI interface at any time. The AS8501 contains the following registers:

REGISTER	REGISTER ADDRESS SIZE Contents		Detailled description see	
OPM	0	4	Operating mode register	7.5.1
CRA	1	17	Measurement A configuration register	7.5.3
CRB	2	17	Measurement B configuration register	7.5.4
CRG	3	28	General configuration register	7.5.2
MSR	4	18	Measurement result register	7.5.9
ZZR	5	188	Zener-Zap register	7.5.5
CAR	6	110	Calibration register	7.5.6
TRR	7	20	Trimming register	7.5.7
THR	8	17	Alarm or wake-up threshold register	7.5.8
CFG	9	20	Test and special configuration register	1)
reserved	10-12		Test registers	

Note: ¹⁾ This register is reserved for testing modes. Writing is possible only in mode 8. In order to assure stable conditions in power-down modes MWU(3), MPD(6), TMSS(8) and MSI(13) the default setting of the CFG register must be changed to x00003. It is not necessary to change this value during normal operation.

Write commands not supported in a certain mode can be released immediately after the register address. The ASSP will resume operation with the next start condition. Registers CAR and TRR are not buffered. Any read operation of the CAR or TRR register may generate transients in the analog circuitry; further accurate measurements require a delay time for settling.

7.5.1 OPM operation mode register (4 bits)

no.	Bit	mo3	mo2	mo1	mo0	Note
0	default	0	0	0	0	1)

1) This register has been described in detail under 7.4

7.5.2 CRG general configuration register (28 bits)

no.	CRG bits	27-22	21-11	10-7	6-0	NOTE
0		CRS	CRI	CRV	CRP	

subregister CRS: Sequence length, dechop and chop (6 bits)

Nr.	Bits	5	4	3	2	1	0	NOTE
0	CRS bit	s3	s2	s1	s0	d	С	1)
	names							
1	Default	0	0	0	1	1	1	2)

Notes:

¹⁾ This register defines the sequence length, chopping (c) and dechopping (d) of the input signal

²⁾ Default power-up state before any setting

Sequence length bits (4bits)

Nr.	No. of measurements	s3	s2	s1	s0	NOTE
0	16	0	0	0	0	1)
1	1	0	0	0	1	default
14	14	1	1	1	0	
15	15	1	1	1	1	

Notes:

¹⁾Number of consecutive measurements of A and B with settings defined in CRA,CRB and other settings in CRG register. This setting is used only for mode MMD.

DECHOPPING BIT

Nr.	Dechopping	d	NOTE
0	No dechopping	0	
1	Dechopping	1	

CHOPPING BIT

Nr.	Chopping	C	NOTE
0	No chopping	0	
1	chopping	1	

subregister CRI: Current configuration (11 bits)

Nr.	Bits	10	9	8	7	6	5	4	3	2	1	0	NOTE
0	CRI bit	M14	M13	M12	M11	M8	M6	i4	i3	12	i1	i0	1),3)
	names												
1	Default	0	0	0	0	0	0	0	0	0	0	0	2)
2	output	VBAT	RSHL	RSHH	no	ETS	ETR						

Notes:

¹⁾ whenever M1=1 in (CRA,CRB) it is good practice to set all M6 to M14 to zero, but it is not mandatory

²⁾ default logic state after power up and before any setting

³⁾ All bits with names M14 to M1 represent control signals of the multiplexer with positive logic (for example M14=1 means that corresponding switch is closed).

Current source setting bits (5 bits)

Nr.	Current [uA]	i4	i3	i2	i1	i0	NOTE
0	0	0	0	0	0	0	
1	8	0	0	0	0	1	
2	16	0	0	0	1	0	
3	24	0	0	0	1	1	
4	32	0	0	1	0	0	
31	248	1	1	1	1	1	

subregister CRV: Voltage configuration (4 bits)

Nr.	Bits	3	2	1	0	NOTE
0	CRV bit	M15	M10	M9	M7	1),3)
	names					
1	Defaults	0	0	0	0	2)
2	channel	VBAT-	VBAT-ETS	ETS-RSHL	ETR-	
		RSHL	differential		RSHL	

Notes:

¹⁾ This register defines the connection of the analog voltage- bus to the input-PINs and to the A/D converter

²⁾ Default logic state after power-up and before any setting

subregister CRP: Power down configuration (7 bits)

Nr.	Bits	p6	р5	p4	р3	p2	p1	p0	NOTE
0	CRP bit	pdosc	pda	pdm	pdb	pdc	pdi	pdg	1),3)
	names								
1	Defaults	0	0	0	0	1	0	0	2)
2	block	oscillator	amplifier	modu-	ref. bias	current	internal	analog	
				lator		source	temp.	GND	
Notes:	l	I		10101		Source	temp.	GND	

Notes:

¹⁾ This register defines the power-down signals of the building blocks

²⁾ Default power-up state before any setting

3) The logic is positive (pdosc=1 means the corresponding block is in power-down)

7.5.3 CRA measurement channel A configuration register (17 bits)

Nr.	Bits	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	NOTE
0	CRA bit	cu2	cu1	cu0	M5	M4	М3	M2	M1	g1	g0	f	r	mm	n3	n2	n1	n0	1), 3)
	names																		
1	Defaults	0	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	2)
2	subreg.	S	CRU				CRM			G	N	OSF	OSR	MM		C	RN		

Notes:

¹⁾ This register defines the measurement channel A configuration

²⁾ Default power-up state before any setting

³⁾ Bit M1 is control signal of the multiplexer for current input

(for example M1=1 means that corresponding switch is closed).

Nr.	Calibration const. U	cu2	cu1	cu0	NOTE
0	CAU0	0	0	0	
1	CAU1	0	0	1	
2	CAU2	0	1	0	
3	CAU3	0	1	1	
4	CAU4	1	0	0	
5	CAU5	1	0	1	
6	1548	1	1	0	
7	1548	1	1	1	

subregister CRU: calibration constant selection for voltage path (3 bits) in registers CRA,CRB

subregister CRM: measurement path for registers CRA,CRB

Nr.	Bits	13	12	11	10	9	NOTE
	CRA bit	M5	M4	М3	M2	M1	1), 2)
	names						
1	Defaults	0	0	0	0	1	measurement RSHH-RSHL
2		0	1	0	0	0	voltage bus
3		0	1	0	1	0	voltage bus, internal temperature
4		0	1	1	0	0	voltage bus, reference low=RSHL
5		1	0	0	0	0	voltage bus, gain=1
6		1	0	0	1	0	voltage bus,gain=1, internal temperature
7		1	0	1	0	0	voltage bus, gain=1, reference low=RSHL

Notes:

1) these bits define the inner part of the voltage path settings

2) only the listed combinations are allowed

subregister GN: gain definition bits, Registers CRA,CRB

Nr.	GAIN	g1	g0	NOTE
0	6	0	0	
1	24	0	1	
2	50	1	0	
3	100	1	1	

subregister OSF: oversampling frequency bit, Registers CRA,CRB

Nr.	Fovs (fclk=8MHz)	Fovs (internal osc)	f	NOTE
0	2.048MHz	132kHz	0	1)
1	4.096MHz	264kHz	1	1)

Notes:

¹⁾ For internal oscillator typical values

subregister OSR: oversampling ratio bit, Registers CRA, CRB

1	Nr.	R1	r	NOTE
	0	64	0	
	1	128	1	

subregister MM: chopping ratio bit, Registers CRA, CRB

Nr.	ММ	mm	NOTE
0	4	0	
1	8	1	
2	1	х	1)

Notes:

1) For c=0 and d=0 , chopping and dechopping is switched off and every cycle is active regardless of mm, i.e. the sampling frequenzy is higher by a factor of 4

subregister CRN	: averaging bits (4 bits), reg	isters	CRA,C	CRB		
Nr.	R2	n3	n2	n1	n0	NOTE
0	1	0	0	0	0	
1	2	0	0	0	1	
2	4	0	0	1	0	
3	8	0	0	1	1	
4	16	0	1	0	0	
5	32	0	1	0	1	
6	64	0	1	1	0	
7	128	0	1	1	1	
8	256	1	0	0	0	
9	512	1	0	0	1	
10	1024	1	0	1	0	
11-14	Reserved for test	1	X	x	Х	1)
15	raw mode	1	1	1	1	2)

Note:

¹⁾ combinations from B to E are reserved for test

²⁾ this mode delivers the AD-values without calibration and averaging but multiplied by a factor which is dependent on the setting of the oversampling ratio. It can be used for high resolution measurements of very low signals since it eliminates the internal rounding error.

The ratio between raw result (Nr) and normal result (Nn) is given by: $Nr/Nn = 2^{(11+x)}/CAL$ where x=6 for R=128 and x=3 for R=64. CAL is the calibration constant used.

7.5.4 CRB measurement channel B configuration register (17 bits)

Nr.	Bits	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	NOTE
0	CRB bit	cu2	cu1	cu0	M5	M4	М3	M2	M1	g1	g0	f	r	mm	n3	n2	n1	n0	1), 3)
	names																		
1	Defaults	0	0	0	0	1	1	0	0	0	1	1	0	0	0	0	0	0	2)
2	subreg.		CRU				CRM			(GN	OSF	OSR	MM		CF	N		

Notes:

¹⁾ This register defines the measurement channel B configuration, the functions of the subregisters are the same as

described above for measurement channel A

²⁾ Default power-up state before any setting

³⁾ In this mode the chip cannot measure the current sensing input RSHH-RSHL, therefore M1=0 for all settings

7.5.5 ZZR Zener-Zap register (188 bits)

Nr.	ZZR bits	183-187	163-182	53-162	0-52	NOTE
0		ZLO	ZTR	ZCL	ZTC ¹⁾	2)

Notes:

1) 5 bits are reserved for:

- 1 bit eventually destroyed during testing,

2 bits for testing programmed 0 and 1
2 bits reserved for locking

²⁾ due to a limited driving capability of the ZZR-cells the maximum reading speed is limited to 500 kHz

subregister ZLO: Zener spare bits (5 bits)

Nr.	Name	SYMBOL	WORD WIDTH	Default Hex
1	Reserved bits	ZLO	5	F

subregister ZTR: trimming bits (20 bits)

Nr.	PARAMETER	SYMBOL	WORD WIDTH	Default Dec ¹⁾	UNIT	NOTE
0	TC of reference	TRIMBTC	5	0	Bits	
1	absolute value of reference	TRIMBV	5	0	Bits	
2	amplifier offset	TRIMA	5	0	Bits	
3	current source for external temperature	TRIMC	5	0	Bits	
4	Σ trim bits	TRIMREG	20		Bits	

Notes:

¹⁾ Default values must be written before start of the test

subregister ZCL: calibration bits (110 bits)

Nr.	PARAMETER	SYMBOL	WORD WIDTH	Default Dec ³⁾	UNIT	NOTE
0	Calibration G=6, I	CGI1	11	1548	Bits	1),4)
1	Calibration G=24, I	CGI2	11	1548	Bits	1),4)
2	Calibration G=50, I	CGI3	11	1548	Bits	1),4)
3	Calibration G=100, I	CGI4	11	1548	Bits	1),4)
4	Calibration U0	CAU0	11	1548	Bits	1),4)
5	Calibration U1	CAU1	11	1548	Bits	1),4)
6	Calibration U2	CAU2	11	1548	Bits	1),4)
7	Calibration U3	CAU3	11	1548	Bits	1),4)
8	Calibration U4	CAU4	11	1548	Bits	1),4)
9	Calibration U5	CAU5	11	1548	Bits	2),4)
10	Σ cal. Bits	ZCL	110		Bits	

Notes:

¹⁾ Decimal default value of the calibration constant for voltage and current is calculated using formula: $CG_{def} = N_{max}/N_{ADdef} = (V_{ref}^{*1024})/(V_{in}^{*}G_{max}) = 1548$

²⁾ Default calibration constant for absolute value of the voltage proportional to absolute

temperature is the same as for any other range because it uses the same amplifier and

max voltage at max. temperature is approx. 150mV and the gain selected must be g0.

³⁾ Default values must be written before start of the test

⁴⁾ Calibration constants are selected dependent on state of M1 (see table below). For M1=1 one of CGI1 to CGI4 is selected according to selected gain of amplifier. For M1=0 the selection of the calibration constants is defined by bits (cu2,cu1,cu0), which are part of CRA and CRB registers and are defined via SDI interface independently of any other selection.

Nr.	cu2	cu1	cu0	M1	g1	g0	CAL CONST	NOTE
0	Х	Х	Х	1	0	0	CGI1	1)
1	Х	Х	Х	1	0	1	CGI2	1)
2	Х	Х	Х	1	1	0	CGI3	1)
3	Х	Х	Х	1	1	1	CGI4	1)
4	0	0	0	0	Х	Х	CAU0	2)
5	0	0	1	0	Х	Х	CAU1	2)
6	0	1	0	0	Х	Х	CAU2	2)
7	0	1	1	0	Х	Х	CAU3	2)
8	1	0	0	0	Х	Х	CAU4	2)
9	1	0	1	0	Х	Х	CAU5	2)
10	1	1	0	0	Х	Х	1548	
11	1	1	1	0	Х	Х	1548	

Notes:

¹⁾ CGIx calibration constants are selected when M1=1 according to selected gain

²⁾ CGUx calibration constants are selected when M1=0 according to bits cu2 to cu0 defined via SDI in CRA and/or CRB registers.

Subregister ZTC: see register mapping 8.2.6

7.5.6 CAR calibration register (110 bits)

The calibration register holds the calibration constants that are used by the internal DSP for the correction of each measurement. At power-up sequence the Zener-Zap subregister ZCL is copied into the CAR register as shown in fig. 7.4.6.1. The register can be read or written in mode 8 via the SDI bus at any time. In particular it is possible to write preliminary calibration constants with CAR or overwrite the loaded ZCL data, if a calibration has been changed.

Nr.	CAR bits	109-99	98-88	87-77	76-66	65-55	54-44	43-33	32-22	21-11	10-0	NOTE
0	Subregister	CGI1	CGI2	CGI3	CGI4	CAU0	CAU1	CAU2	CAU3	CAU4	CAU5	1), 2)
1	default	1548	1548	1548	1548	1548	1548	1548	1548	1548	1548	

Notes:

¹⁾ Calibration register is composed of the following constants each having 11 bits: CGI1, CGI2, CGI3, CGI4, CAU0, CAU1, CAU2, CAU3, CAU4, CAU5

²⁾ This register can be read or written at any time via the SDI bus. In particular it is possible to write calibration constants with CAR or overwrite the loaded ZCL data, if a calibration has been changed.

7.5.7 TRR trimming register (20 bits)

In the TRR register the calibration constants for the reference voltage, for the amplifier-offset trim and for the current source setting are stored. At power-up sequence the Zener-Zap subregister ZTR is loaded into the TRR register. This register can be read or written in mode 8 via the SDI bus. In particular it is possible to write preliminary calibration constants into TRR or overwrite the loaded ZTR data, if a calibration has been changed. The trimming of the TRR-registors is usually done at the factory before supplying the part.

Nr.	TRR bits	19-15	14-10	9-5	4-0	NOTE
0	Subregister	TRIMC	TRIMA	TRIMBV	TRIMBTC	1)
1	default	0	0	0	0	

Notes:

¹⁾writing into TRR register is done as usual with the MSB first

subregister TRIMC

change of current source output with TRIMC bits

Nr.	trimcs	trimc3	trimc2	trimc1	trimc0	dl/lo	Notes
						%	
0	0	0	0	0	0	0	1),2)
1	0	0	0	0	1	-1*2.3	1),2)
2	0	0	0	1	0	-2*2.3	1),2)
				:	i		
14	0	1	1	1	0	-14*2.3	1),2)
15	0	1	1	1	1	-15*2.3	1),2)
16	1	0	0	0	0	16*2.3	1),2)
17	1	0	0	0	1	15*2.3	
18	1	0	0	1	0	14*2.3	1),2)
			:				
30	1	1	1	1	0	2*2.3	1),2)
31	1	1	1	1	1	1*2.3	

Notes:

¹⁾ Io is the current in μ A at TRIMC = 00000

²⁾ The output current of the internal current source can be controlled in a wide range via the bit setting in CRG. In some applications it may be necessary to trim the current in the rang of +/- 30% for an optimum result of the external temperature measurement. This trimming is achieved with writing into subregister TRIMC of the TRR register. The trimming is done in % for all ranges selected in CRG register.

subregister TRIMA

change of amplifier offset with TRIMA bits

The offset of the PGA should be trimmed to a mimimum absolute value to guarantee the full dynamic range with all gain settings.

Nr.	trimas	trima3	trima2	trima1	trima0	V _{offset} mV	Notes
0	0	0	0	0	0	Uos	1),2) ,3)
1	0	0	0	0	1	Uos -1*1.34	1),2)
2	0	0	0	1	0	Uos -2*1.34	1),2)
14	0	1	1	1	0	Uos –14*1.34	1),2)
15	0	1	1	1	1	Uos –15*1.34	1),2)
16	1	0	0	0	0	Uos	1),2)
17	1	0	0	0	1	Uos +1*1.34	
18	1	0	0	1	0	Uos +2*1.34	1),2)
30	1	1	1	1	0	Uos +14*1.34	1),2)
31	1	1	1	1	1	Uos +15*1.34	

Notes:

¹⁾ Uos is the input offset voltage in mV at TRIMA = 00000

²⁾ Every step of TRIMA settings brings ∆offset=1.34 mV change in absolute value of the input offset voltage.

If the measured value is Uos then the number that should be written into the TRIMA for minimum

final absolute value is calculated as TRIMA=int((Uos)/1.34) for Uos above zero and

TRIMA=16+int(-Uos)/1.34) for Uos below zero.

³⁾ The input offset voltage can be measured with chopping and dechopping bits being cleared in register CRG.

Any input channel as well as gain settings can be used. The input should be shorted to avoid any external voltages to interfere with the measurement. If the measured output voltage is Va then the offset voltage is calculated acc. Vos = Va/gain.

subregister TRIMBV

change of reference voltage Uo with TRIMBV bits

Nr.	trimbvs	trimbv3	trimbv2	trimbv1	trimbv0	V _{REF} mV	Notes
0	0	0	0	0	0	Ua	1),2)
1	0	0	0	0	Ţ	Ua -1*5.1	1),2)
2	0	0	0	1	0	Ua -2*5.1	1),2)
				i			
14	0	1	1	1	0	Ua –14*5.1	1),2)
15	0	1	1	1	1	Ua –15*5.1	1),2)
16	1	0	0	0	0	Ua	1),2)
17	1	0	0	0	1	Ua +1*5.1	
18	1	0	0	1	0	Ua +2*5.1	1),2)
	:	÷	:	:	:		
30	1	1	1	1	0	Ua +14*5.1	1),2)
31	1	1	1	1	1	Ua +15*5.1	

Notes:

¹⁾ Ua is the reference voltage in mV at TRIMBTC = 00000, the optimum value is 1.232V.

²⁾ Every step of TRIMBV settings brings Δ_{BV} =5.1 mV change in absolute value of the reference voltage. For trimming the TC value and absolute value of the reference voltage it is recommended to trim the TC value first and then trim the absolute value since TRIMBTC is changing both TC and absolute value, whereas TRIMBV is changing only the absolute value.

If the measured absolute value is Uam then the number that should be written into the TRIMBV for optimum final absolute value is calculated as TRIMBV=int((Uam-1.231)/0.0051) for Uam above the ideal value and TRIMBV=16+int(-(Uam-1.232)/0.0051) for Uam below the ideal value.

subregister TRIMBTC

change of reference voltage Uo and TC-value with TRIMBTC bits

Nr.	trimbtcs	trimbtc3	trimbtc2 1	trimbtc1 1	trimbtc0	V _{REF} mV	TC ppm/K	Notes
0	0	0	0	0	0	Uo	TCo	1),2)
1	0	0	0	0	1	Uo -1*5.2	TCo -1*12.7	1),2)
2	0	0	0	1	0	Uo -2*5.2	TCo -2*12.7	1),2)
14	0	1	1	1	0	Uo –14*5.2	TCo -14*12.7	1),2)
15	0	1	1	1	1	Uo –15*5.2	TCo -15*12.7	1),2)
16	1	0	0	0	0	Uo		1),2)
17	1	0	0	0	1	Uo +1*5.2	TCo +1*12.7	
18	1	0	0	1	0	Uo +2*5.2	TCo -2*12.7	1),2)
				:		:		
30	1	1	1	1	0	Uo +14*5.2	TCo -14*12.7	1),2)
31	1	1	1	1	1	Uo +15*5.2	TCo -15*12.7	

Notes:

¹⁾ Uo is the reference voltage in mV and TCo is the TC value in ppm/K at TRIMBV = 00000

²⁾ Every step of TRIMBTC settings brings Δ_{BTC} =5.2 mV change in absolute value of the reference voltage and S=12.7 ppm/K change in the slope of temperature dependence. So for trimming the temperature coefficient of

the band-gap reference 2 measurements are recommended (at $T_1=25^{\circ}C$ and at $T_2=125^{\circ}C$). If the measured TC value is TCm then the number that should be written into the TRIMBTC for minimum final TC is calculated as trimBTC=int(TCM/12.7) for positive values and trimBTC=16+int(-TCM/12.7) for negative values.

The absolute voltage is also changed in this way, which must be compensated by bringing back the absolute value by changing the TRIMBV register. Usually the TRIMBVx=-TRIMBTCx+1 is sufficient. If further accuracy or change of absolute value is necessary it can be adjusted by making some more measurements and adjustments.




Figure 8: Copying of ZCL and ZTR registers into CAR and TRR registers