imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





128K x 36, 256K x 18 3.3V Synchronous SRAMs 3.3V I/O, Pipelined Outputs Burst Counter, Single Cycle Deselect

AS8C403600 AS8C401800

Features

- 128K x 36, 256K x 18 memory configurations
- Supports high system speed: Commercial:
 - 150MHz 3.8ns clock access time
- **LBO** input selects interleaved or linear burst mode
- Self-timed write cycle with global write control (GW), byte write enable (BWE), and byte writes (BWx)
- 3.3V core power supply
- Power down controlled by ZZ input
- 3.3V I/O
- Optional Boundary Scan JTAG Interface (IEEE 1149.1 compliant)
- Packaged in a JEDEC Standard 100-pin plastic thin quad flatpack (TQFP).

Description

TheAS8C403600/1800 are high- speed SRAMs organized as 128K x 36/256K x 18. The AS8C403600/401800 SRAMs contain write, data, address and control registers. Internal logic allows the SRAM to generate a self-timed write based upon a decision which can be left until the end of the write cycle.

The burst mode feature offers the highest level of performance to the system designer, as the AS8C403600/1800 can provide four cycles of data for a single address presented to the SRAM. An internal burst address counter accepts the first cycle address from the processor, initiating the access sequence. The first cycle of output data will be pipelined for one cycle before it is available on the next rising clock edge. If burst mode operation is selected (\overline{ADV} =LOW), the subsequent three cycles of output data will be available to the user on the next three rising clock edges. The order of these three addresses are defined by the internal burst counter and the LBO input pin.

The AS8C403600/1800 SRAMs utilize the latest high- performance CMOS process and are packaged in a JEDEC standard 14mm x 20mm 100-pin thin plastic quad flatpack (TQFP).

Fill Descript	ion Summary		
A0-A17	Address In puts	Input	Synchronous
CE	Chip Enab le	Input	Synchronous
CS0, CS1	Chip Selects	Input	Synchronous
ŌĒ	Output E nable	Input	Asynchronous
GW	Global Write Enable	Input	Synchronous
BWE	Byte Write Enable	Input	Synchronous
\overline{BW} 1, \overline{BW} 2, \overline{BW} 3, \overline{BW} 4 ⁽¹⁾	Individual Byte Write Selects	Input	Synchronous
CLK	Clock	Input	N/A
ĀDV	Burst Ad dress Advance	Input	Synchronous
ADSC	Address Status (Cache Controller)	Input	Synchronous
ADSP	Address Status (Processor)	Input	Synchronous
LBO	Linear / Interleaved Burst Order	Input	DC
TMS	Test Mode Select	Input	Synchronous
TDI	Test Data Input	Input	Synchronous
ТСК	Test Clock	Input	N/A
ТОО	Test Data Output	Output	Synchronous
ZZ	Sleep Mode	Input	Asynchronous
I/O0-I/O31, I/OP1-I/OP4	Data In put / Ou tput	VO	Synchronous
Vdd, Vddq	Core Power, I/O Power	Supply	N/A
Vss	Ground	Supply	N/A

Pin Description Summary

NOTE:

1. \overline{BW}_3 and \overline{BW}_4 are not applicable for the AS8C401800.

September 2010

Pin Definitions⁽¹⁾

Symbol	Pin Function	I/O	Active	Description
A0-A17	Address Inputs	I	N/A	Synchronous Address inputs. The address register is triggered by a combination of the rising edge of CLK and $\overline{\text{ADSC}}$ Low or $\overline{\text{ADSP}}$ Low and $\overline{\text{CE}}$ Low.
ADSC	Address Status (Cache Controller)	I	LOW	Synchronous Address Status from Cache Controller. $\overline{\text{ADSC}}$ is an active LOW input that is used to load the address registers with new addresses.
ADSP	Address Status (Processor)	I	LOW	Synchronous Address Status from Processor. $\overline{\text{ADSP}}$ is an active LOW input that is used to load the address registers with new addresses. $\overline{\text{ADSP}}$ is gated by $\overline{\text{CE}}$.
ADV	Burst Address Advance	I	LOW	Synchronous Address Advance. ADV is an active LOW input that is used to advance the internal burst counter, controlling burst access after the initial address is loaded. When the input is HIGH the burst counter is not incremented; that is, there is no address advance.
BWE	Byte Write Enable	I	LOW	Synchronous byte write enable gates the byte write inputs \overline{BW}_1 - \overline{BW}_4 . If \overline{BWE} is LOW at the rising edge of CLK then \overline{BW}_x inputs are p assed to the next stage in the circuit. If \overline{BWE} is HIGH then the byte write inputs are blocked and only \overline{GW} can initiate a write cycle.
BW1-BW4	Individual Byte Write Enables	I	LOW	Synchronous byte write enables. \overline{BW} 1 controls I/O0-7, I/OP1, \overline{BW} 2 controls I/O8-15, I/OP2, etc. Any active byte write causes all outputs to be disabled.
CE	Chip Enable	I	LOW	Synchronous chip enable. \overline{CE} is used with CSo and \overline{CS}_1 to enable the AS8C403600/1800. \overline{CE} also gates ADSP.
CLK	Clock	I	N/A	This is the clock input. All timing references for the device are made with respect to this input.
CS0	Chip Select 0	I	HIGH	Synchronous active HIGH chip select. CSo is used with \overline{CE} and \overline{CS} to enable the chip.
CS 1	Chip Select 1	I	LOW	Synchronous active LOW chip select. \overline{CS}_1 is used with \overline{CE} and CSo to enable the chip.
GW	Global Write Enable	I	LOW	Synchronous global write enable. This input will write all four 9-bit data bytes when LOW on the rising edge of CLK. GW supersedes individual byte write enables.
I/O0-I/O31 I/Op1-I/Op4	Data Input/Output	١/O	N/A	Synchronous d ata input/output (I/O) p ins. B oth the d ata input p ath and d ata o utput p ath are registered and triggered by the rising edge of CLK.
LBO	Linear Burst Order	I	LOW	Asynchronous burst order selection input. When $\overline{\text{LBO}}$ is HIGH, the interleaved burst sequence is selected. When $\overline{\text{LBO}}$ is LOW the Linear burst sequence is selected. $\overline{\text{LBO}}$ is a static input and must not change state while the device is operating.
ŌĒ	Output E nable	I	LOW	Asynchronous output enable. When \overline{OE} is LOW the data output drivers are enabled on the I/O pins if the chip is also selected. When \overline{OE} is HIGH the I/O pins are in a high-impedance state.
TMS	TestModeSelect	I	N/A	Gives input command for TAP controller. Sampled on rising edge of TDK. This pin has an internal pullup.
TDI	Test Data Input	I	N/A	Serial input of registers placed between TDI and TDO. Sampled on rising edge of TCK. This pin has an internal pullup.
ТСК	TestClock	I	N/A	Clock input of TAP controller. Each TAP event is clocked. Test inputs are captured on rising edge of TCK, while test outputs are driven from the falling edge of TCK. This pin has an internal pullup.
TDO	Test Da taOutput	0	N/A	Serial output of registers placed between TDI and TDO. This output is active depending on the state of the TAP controller.
Z	Sleep Mode	I	HIGH	Asynchronous sleep mode input. ZZ HIGH will gate the CLK internally and power down the AS8C403600/1800 to its lowest power consumption level. Data retention is guaranteed in Sleep Mode. This pin has an internal pull down.
Vdd	PowerSupply	N/A	N/A	3.3V c ore p ower s upply.
VDDQ	Power Supply	N/A	N/A	3.3V I/O Supply.
Vss	Ground	N/A	N/A	Ground.
NC	No Connect	N/A	N/A	NC pins are not electrically connected to the device.


Commercial Temperature Range

5279 tbl 02

NOTE:

1. All synchronous inputs must meet specified setup and hold times with respect to CLK.

Functional Block Diagram



5279 tbl 04

Absolute Maximum Ratings¹⁾

Symbol	Rating	Commercial & Industrial	Unit
VTERM ⁽²⁾	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
VTERM ^(3,6)	Terminal Voltage with Respect to GND	-0.5 to VDD	V
VTERM ^(4,6)	Terminal Voltage with Respect to GND	-0.5 to Vdd +0.5	V
VTERM ^(5,6)	Terminal Voltage with Respect to GND	-0.5 to V DDQ +0.5	V
TA ⁽⁷⁾	Commercial Operating Temperature	-0 to +70	۰C
	Industrial Operating Temperature	-40 to +85	°C
TBIAS	Temperature Under Bias	-55 to + 125	۰C
Tstg	Storage Temperature	-55 to + 125	۰C
Рт	Power Dissipation	2.0	W
Ιουτ	DC Output Current	50	mA
NOTES:			5279 tbl 03

NOTES:

 Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

- 2. VDD terminals only.
- 3. VDDQ terminals only.
- 4. Input terminals only.
- 5. I/O terminals only.
- This is a steady-state DC parameter that applies after the power supplies have ramped up. Power supply sequencing is not necessary; however, the voltage on any input or I/O pin cannot exceed VDDQ during power supply ramp up.
- 7. TA is the "instant on" case temperature.

100 Pin TQFP Ca pacitance (TA = +25°C, f = 1.0MHz)

Symbol	Parameter ⁽¹⁾	Conditions	Max.	Unit
CIN	Input Capacitance	Vıℕ = 3dV	5	pF
Cvo	VO Cap acitance	Vout = 3dV	7	pF

NOTE:

1. This parameter is guaranteed by device characterization, but not production tested.

Recommended Operating Temperature and Supply Voltage

Grade	Temperature ⁽¹⁾	Vss	VDD	VDDQ
Commercial	0°C to +70°C	0V	3.3V±5%	3.3V±5%
Industrial	-40°C to +85° C	0V	3.3V±5%	3.3V±5%

NOTES:

1. TA is the "instant on" case temperature.

Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vdd	Core Supply Voltage	3.135	3.3	3.465	V
Vddq	I/O Supply Voltage	3.135	3.3	3.465	V
Vss	Supply Voltage	0	0	0	V
Vih	Input High Voltage - Inputs	2.0		VDD +0.3	V
Vih	Input High Voltage - I/O	2.0		VDDQ +0.3 ⁽¹⁾	V
VIL	Input Low Voltage	-0.3(2)		0.8	V
				52	279 tbl 06


NOTES:

1. VIH (max) = V DDQ + 1.0V for pulse width less than tcyc/2, once per cycle.

2. VIL (min) = -1.0V for pulse width less than tcyc/2, once per cycle.


5279 t bl 07

Pin Configuration – 128K x 36



- 1. Pin 14 can either be directly connected to V DD, or connected to an input voltage \geq VIH, or left unconnected.
- 2. Pin 64 can be left unconnected and the device will always remain in active mode.

Pin Configuration – 256K x 18



- 1. Pin 14 can either be directly connected to V $_{DD}$, or connected to an input voltage \geq VIH, or left unconnected.
- 2. Pin 64 can be left unconnected and the device will always remain in active mode.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range ($VDD = 3.3V \pm 5\%$)

Symbol	Parameter	Test Conditions	Min.	Max.	Unit
L	Input Leakage Current	VDD = Max., Vℕ = 0V to VDD	-	5	μA
LZZ	ZZ, $\overline{\text{LBO}}$ and J TAG Input Le akage $\text{Current}^{(1)}$	VDD = Max., Vℕ = 0V to VDD	_	30	μA
llo	Output Leakage Current	Vout = 0V to V DDQ, Device Deselected	_	5	μA
Vol	Output Low Voltage	IOL = +8mA, VDD = Min.	_	0.4	V
Vон	Output High Voltage	юн = -8mA, Vdd = Min.	2.4	—	V
					5279 tbl 08

NOTE:

1. The LBO, TMS, TDI, TCK and TRST pins will be internally pulled to V DD and the ZZ pin will be internally pulled to V ss if they are not actively driven in the application.

DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range⁽¹⁾

			150MHz		133		
Symbol	Parameter	Test Conditions	Com'l	Ind	Com'l	Ind	Unit
DD	Operating Power Supply Current	Device Selected, Outputs Open, $V_{DD} = M ax.$, $V_{DDQ} = M ax.$, $V_{IN} \ge V_{IH} \text{ or } \le V_{IL}$, $f = f_{MAX}^{(2)}$	295	305	250	260	mA
ISB1	CMOS Standby Power Supply Current	Device Deselected, Outputs Open, V DD = M ax., VDDQ = M ax., VIN \geq VHD or \leq VLD, f = 0 ^(2,3)	30	35	30	35	mA
ISB2	Clock Run ning Power Supply Current	Device Deselected, Outputs Open, V DD = M ax., VDDQ = M ax., VIN \geq VHD or \leq VLD, f = fMAX ^(2,3)	105	115	100	110	mA
lzz	Full Sleep Mode Supply Current	$ZZ \ge VHD, VDD = Max.$	30	35	30	35	mA

NOTES:


1. All values are maximum guaranteed values.

2. At f = f MAX, inputs are cycling at the maximum frequency of read cycles of 1/ Tcyc while ADSC = LOW; f=0 means no input lines are changing.

3. For I/Os V HD = V DDQ - 0.2V, V LD = 0.2V. For other inputs V HD = V DD - 0.2V, V LD = 0.2V.

AC Test Conditions (VDD0 = 3.3V)

InputPulse Levels	0 to 3V
InputRise/Fall Times	2ns
InputTiming Reference Levels	1.5V
Output Timing Reference Levels	1.5V
AC Test Load	See Figure 1
	5279 tbl 10



5279 tbl 09

Figure 2. Lumped Capacitive Load, Typical Derating

Synchronous Truth Table^(1,3)

Operation	Address	CE	CS ₀	<u>C</u> S₁	ADSP	ADSC	ADV	GW	BWE	BWx	ŌĒ	CLK	I/O
	Used										(2)		
Deselected Cycle, ower Pown D	None	Н	Х	Х	Х	L	Х	Х	Х	Х	Х	-	HI-Z
Deselected Cycle, ower Pown D	None	L	Х	Н	L	Х	Х	Х	Х	Х	Х	-	HI-Z
Deselected Cycle, ower Pown D	None	L	L	Х	L	Х	Х	Х	Х	Х	Х	-	HI-Z
Deselected Cycle, ower Pown D	None	L	Х	Н	Х	L	Х	Х	Х	Х	Х		HI-Z
Deselected Cycle, ower Pown D	None	L	L	Х	Х	L	Х	Х	Х	Х	Х	-	HI-Z
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	Х	Х	L	-	Dout
Read Cycle, Begin Burst	External	L	Н	L	L	Х	Х	Х	Х	Х	Н	-	HI-Z
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	Н	Х	L	-	Dout
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	Н	L	-	Dout
Read Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	Н	Н	-	HI-Z
Write Cycle, Begin Burst	External	L	Н	L	Н	L	Х	Н	L	L	Х	-	Din
Write Cycle, Begin Burst	External	L	Н	L	Н	L	Х	L	Х	Х	Х	-	Din
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	Х	L	-	Dout
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Н	Х	Н	-	HI-Z
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Х	Н	L	-	Dout
Read Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	Х	Н	Н	-	HI-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Н	Х	L	-	Dout
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Н	Х	Н	-	HI-Z
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Х	Н	L	-	Dout
Read Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Х	Н	Н	-	HI-Z
Write Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	Н	L	L	Х	-	Din
Write Cycle, Continue Burst	Next	Х	Х	Х	Н	Н	L	L	Х	Х	Х	-	DiN
Write Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	Н	Г	L	Х	-	DiN
Write Cycle, Continue Burst	Next	Н	Х	Х	Х	Н	L	L	Х	Х	Х	-	Din
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Н	Х	L	-	Dout
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Н	Х	Н	-	HI-Z
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Х	Н	L	-	Dout
Read Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	Х	Н	Н	-	HI-Z
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Н	Х	L	-	Dout
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Н	Х	Н	-	HI-Z
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Х	Н	L	-	Dout
Read Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	Х	Н	Н	-	HI-Z
Write Cycle, Suspend Burst	Current	Х	Х	Х	Н	Н	Н	Н	L	L	Х	-	Din
Write ycle, CuspenSol urst B	Current	Х	Х	Х	Н	Н	Н	L	Х	Х	Х	-	Din
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	Н	L	L	Х	-	Din
Write Cycle, Suspend Burst	Current	Н	Х	Х	Х	Н	Н	L	Х	Х	Х	-	Din

NOTES:

1. $L = V \Vdash, H = V \Vdash, X = Don't Care.$

2. OE is an asynchronous input.

3. ZZ = low for this table.

5279 tbl 11

Synchronous Write Function Truth Table^(1, 2)

Operation	GW	BWE	BW1	BW2	BW3	BW4
Read	Н	Н	Х	Х	Х	Х
Read	Н	L	Н	Н	Н	Н
Write all Bytes	L	Х	х	Х	Х	Х
Write all Bytes	Н	L	L	L	L	L
Write Byte 1 ⁽³⁾	Н	L	L	Н	Н	Н
Write Byte 2 ⁽³⁾	Н	L	Н	L	Н	Н
Write Byte 3 ⁽³⁾	Н	L	Н	Н	L	Н
Write Byte 4 ⁽³⁾	Н	L	Н	Н	Н	L
	•	•	•	•		5279 tbl 1

NOTES:

1. L = V IL, H = V IH, X = Don't Care.

2. \overline{BW}_3 and \overline{BW}_4 are not applicable for the AS8C401800.

3. Multiple bytes may be selected during the same cycle.

Asynchronous Truth Table⁽¹⁾

Operation ⁽²⁾	ŌĒ	ZZ	I/O Status	Power
Read	L	L	Data O ut	Active
Read	Н	L	High-Z	Active
Write	Х	L	High-Z – Data In	Active
Deselected	Х	L	High-Z	Standby
Sleep Mode	Х	Н	High-Z S	

5279 tbl 13

5279 tbl 14

NOTES: 1. L = V IL, H = V IH, X = Don't Care.

Synchronous function pins must be biased appropriately to satisfy operation requirements.

Interleaved Burst SequenceTable (LBO=VDD)

	Sequence 1		Sequ	ence 2	Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	0	0	1	1	1	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	1	0	0	1	0	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

Linear Burst Sequence Table (LBO=Vss)

	Sequence 1		Sequence 2		Sequence 3		Sequence 4	
	A1	A0	A1	A0	A1	A0	A1	A0
First Address	0	0	0	1	1	0	1	1
Second Address	0	1	1	0	1	1	0	0
Third Address	1	0	1	1	0	0	0	1
Fourth Address ⁽¹⁾	1	1	0	0	0	1	1	0

NOTE:

1. Upon completion of the Burst sequence the counter wraps around to its initial state.

5279 tbl 15

5279 tbl 16

AC Electrical Characteristics

(VDD = 3.3V ±5%, Commercial and Industrial Temperature Ranges)

Symbol	Parameter	150	MHz	133MHz		
		Min.	Max.	Min.	Max.	Unit
			1			
tcyc	Clock Cycle Time	6.7		7.5	—	ns
tсн ⁽¹⁾	Clock High Pulse Width	2.6	—	3	_	ns
tcL ⁽¹⁾	Clock Low Pulse Width	2.6		3	—	ns
Output Param	neters					
tCD	Clock High to Valid Data		3.8		4.2	ns
tadc	Clock High to Data Change	1.5	—	1.5	—	ns
to_z ⁽²⁾	Clock High to Output Active	0	—	0	—	ns
tCHZ ⁽²⁾	Clock High to Data High-Z	1.5	3.8	1.5	4.2	ns
tOE	Output Enable Access Time		3.8		4.2	ns
tolz ⁽²⁾	Output Enable Low to Output Active	0	—	0	—	ns
tonz ⁽²⁾	Output Enable High to Output High-Z	_	3.8		4.2	ns
Set Up Times		•	•			
tsa	Address Setup Time	1.5		1.5	—	ns
tss	Address Status Setup Time	1.5		1.5		ns
tsD	Data In S etup Time	1.5	_	1.5		ns
tsw	Write Setup Time	1.5	_	1.5	—	ns
tsav	Address Advance Setup Time	1.5		1.5	—	ns
tsc	Chip Enable/Select Setup Time	1.5		1.5	_	ns
Hold Times						
tha	Address Hold Time	0.5		0.5		ns
tHS	Address Status Hold Time	0.5	—	0.5	—	ns
thd	Data In Ho Id Time	0.5	_	0.5	—	ns
tHW	Write Hold Time	0.5	—	0.5	—	ns
thav	Address Advance Hold Time	0.5	_	0.5	—	ns
thc	Chip Enable/Select Hold Time	0.5		0.5		ns
Sleep Mode a	and Configuration Parameters					
tzzpw	ZZ Pulse Width	100		100		ns
tzzr ⁽³⁾	ZZRecovery Time	100	_	100		ns
tofg ⁽⁴⁾	Configuration Set-up Time	27	_	30	_	ns


NOTES:

1. Measured as HIGH above VIH and LOW below VIL.

2. Transition is measured ±200mV from steady-state.

3. Device must be deselected when powered-up from sleep mode.


4. torse is the minimum time required to configure the device based on the LBO input. LBO is a static input and must not change during normal operation.



1. O1 (Ax) represents the first output from the external address Ax. O1 (Ay) represents the first output from the external address (Ay); O2 (Ay) represents the next output data in the burst sequence of the base address Ay, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the LBO input.

2. ZZ input is LOW and LBO is Don't Care for this cycle.


3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS 0 is HIGH.




1. Device is selected through entire cycle; \overline{CE} and \overline{CS} 1 are LOW, CS 0 is HIGH.

2. ZZ input is LOW and LBO is Don't Care for this cycle.

3. O1 (Ax) represents the first output from the external address Ax. I1 (Ay) represents the first input from the external address Az; O2 (Az) represents the first output from the external address Az; O2 (Az) represents the next output data in the burst sequence of the base address Az, etc. where A0 and A1 are advancing for the four word burst in the sequence defined by the state of the text of tex of text of text of text of te




- 1. ZZ input is LOW, BWE is HIGH and LBO is Don't Care for this cycle.
- 2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. 11 (Ax) represents the first input time external address Ax. 11 (Ay) represents the first input from the external address Ay, I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advan cing for the four word burst in the sequence defined by the state of the LBO input. In the case of input I2 (Ay) this data is valid for two cycles because ADV is high and has suspended the burst. 3. CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS 0 is HIGH.



Timing Waveform of Write Cycle No. N . Byte Controlled^(1,2,3)

- 1. ZZ input is LOW, \overline{GW} is HIGH and \overline{LBO} is Don't Care for this cycle.
- 2. O4 (Aw) represents the final output data in the burst sequence of the base address Aw. I1 (Ax) represents the first input the external address Ax. I1 (Ay) represents the first input from the external address Ay; I2 (Ay) represents the next input data in the burst sequence of the base address Ay, etc. where A0 and A1 are advan by the state of the LBO input. In the case of input I2 (Ay) this data is valid for two cycles because <u>ADV</u> is high and has suspended the burst.
- 3. CS0 timing transitions are identical but inverted to the \overrightarrow{CE} and \overrightarrow{CS} 1 signals. For example, when \overrightarrow{CE} and \overrightarrow{CS} 1 are LOW on this waveform, CS 0 is HIGH.




1. Device must power up in deselected Mode


2. LBO is Don't Care for this cycle.

 It is not necessary to retain the state of the input registers throughout the Power-down cycle.
CS0 timing transitions are identical but inverted to the CE and CS1 signals. For example, when CE and CS1 are LOW on this waveform, CS 0 is HIGH.

Non-Burst Read Cycle Timing Waveform




NOTES:



2. (Ax) represents the data for address Ax, etc.

3. For read cycles, ADSP and ADSC function identically and are therefore interchangable.



Non-Burst Write Cycle Timing Wa veform

NOTES:

1. ZZ input is LOW, ADV and OE are HIGH, and IBO is Don't Care for this cycle.

2. (Ax) represents the data for address Ax, etc.

4. For write cycles, ADSP and ADSC have different limitations.

^{3.} Although only \overline{GW} writes are shown, the functionality of \overline{BWE} and \overline{BWx} together is the same as \overline{GW} .

AS8C403600, AS8C401800, 128K x 36, 256K x 18, 3.3V Synchronous SRAMs with 3.3V I/O, Pipelined Outputs, Burst Counter, Single Cycle Deselect

ORDERING INFORMATION

Alliance	Organization	VCC Range	Package	Operating Temp	Speed Mhz
AS8C403600-QC150N	128K x 36	3.1 - 3.4V	100 pin TQFP	Commercial: 0 C - 70C	150
AS8C401800-QC150N	256K x 18	3.1 - 3.4V	100 pin TQFP	Commercial: 0 C - 70C	150

PART NUMBERING SYSTEM

AS8C	Device	Conf.	Mode	Package	Operating Temp	Speed	N
Sync. SRAM prefix	40 = 4M	18= x18 36 = x36	01= ZBT 00 = Pipelined 25 = Flow- Thru	Q = 100 Pin TQFP	0 ~ 70C	150MHz	N= Leadfree



Alliance Memory, Inc. 551 Taylor way, Suite#1, San Carlos, CA 94070 Tel: 650-610-6800 Fax: 650-620-9211

www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved Part Number: AS8C403600/401800 Document Version: v. 1.0

© Copyright 2003 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.