imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Features

- Low-voltage and Standard-voltage Operation
 - 1.8v (V_{CC} = 1.8V to 3.6V)
 - $-2.5v (V_{CC} = 2.5V \text{ to } 5.5V)$
- Internally Organized 65,536 x 8
- Two-wire Serial Interface
- Schmitt Triggers, Filtered Inputs for Noise Suppression
- Bidirectional Data Transfer Protocol
- 1 MHz (2.5V, 5.5V), 400 kHz (1.8V) Compatibility
- Write Protect Pin for Hardware and Software Data Protection
- 128-byte Page Write Mode (Partial Page Writes Allowed)
- Self-timed Write Cycle (5 ms Max)
- High Reliability
 - Endurance: 1,000,000 Write Cycles
 - Data Retention: 40 Years
- Lead-free/Halogen-free Devices
- 8-lead PDIP, 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, 8-lead TSSOP, 8-ball dBGA2, and 8-lead Ultra Thin Small Array (SAP) Packages
- Die Sales: Wafer Form, Waffle Pack and Bumped Die

Description

The AT24C512B provides 524,288 bits of serial electrically erasable and programmable read only memory (EEPROM) organized as 65,536 words of 8 bits each. The device's cascadable feature allows up to eight devices to share a common two-wire bus. The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential. The devices are available in space-saving 8-pin PDIP, 8-lead JEDEC SOIC, 8-lead EIAJ SOIC, 8-lead TSSOP, 8-ball dBGA2 and 8-lead Ultra Thin SAP packages. In addition, the entire family is available in 1.8V (1.8V to 3.6V) and 2.5V (2.5V to 5.5V) versions.

Table 0-1.	Pin Configurations
	i in conngulations

Pin Name	Function				
A0-A2	Address Inputs	8-lead	I TSSOP	8-l	ead PDIP
SDA	Serial Data	A0 🗆 1			
SCL	Serial Clock Input	A1 [] 2	7 🗆 WP	AU [] 1 A1 [] 2	8 □ VCC 7 □ WP
WP	Write Protect	$A2 \square 3$ GND $\square 4$	5 🗆 SCL	A2 □ 3 GND □ 4	6 □ SCL 5 □ SDA
8-ball VCC 8 WP 7 SCL 6 SDA 5	dBGA2 ① A0 ② A1 ③ A2 ④ GND	8-lead Ultra Th VCC 8 C WP 7 C SCL 6 C SDA 5 C Bottom Vie	in SAP 1 A0 2 A1 3 A2 4 GND ew	8-lead A0 1 A1 2 A2 3 GND 4	SOIC 8 VCC 7 WP 6 SCL 5 SDA
Botto	m View				



Two-wire Serial EEPROM

512K (65,536 x 8)

AT24C512B

with Three Device Address Inputs



Rev. 5297A-SEEPR-1/08



Absolute Maximum Ratings*

Operating Temperature55°C to +125°C
Storage Temperature65°C to +150°C
Voltage on Any Pin with Respect to Ground1.0V to +7.0V
Maximum Operating Voltage
DC Output Current 5.0 mA

*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



Figure 0-1. Block Diagram

1. Pin Description

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

SERIAL DATA (SDA): The SDA pin is bidirectional for serial data transfer. This pin is opendrain driven and may be wire-ORed with any number of other open-drain or open collector devices.

DEVICE/PAGE ADDRESSES (A2, A1, A0): The A2, A1, and A0 pins are device address inputs that are hardwired (directly to GND or to Vcc) for compatibility with other AT24Cxx devices. When the pins are hardwired, as many as eight 512K devices may be addressed on a single bus system. (Device addressing is discussed in detail under "Device Addressing," page 8.) A device is selected when a corresponding hardware and software match is true. If these pins are left floating, the A2, A1, and A0 pins will be internally pulled down to GND. However, due to capacitive coupling that may appear during customer applications, Atmel[®] recommends always connecting the address pins to a known state. When using a pull-up resistor, Atmel recommends using 10k Ω or less.

WRITE PROTECT (WP): The write protect input, when connected to GND, allows normal write operations. When WP is connected directly to Vcc, all write operations to the memory are inhibited. If the pin is left floating, the WP pin will be internally pulled down to GND. However, due to capacitive coupling that may appear during customer applications, Atmel recommends always connecting the WP pins to a known state. When using a pull-up resistor, Atmel recommends using $10k\Omega$ or less.





2. Memory Organization

AT24C512B, **512K SERIAL EEPROM:** The 512K is internally organized as 512 pages of 128-bytes each. Random word addressing requires a 16-bit data word address.

Table 2-1.Pin Capacitance⁽¹⁾

Applicable over recommended operating range from: $T_A = 25^{\circ}C$, f = 1.0 MHz, $V_{CC} = +1.8V$ to +5.5V

Symbol	Test Condition	Мах	Units	Conditions
C _{I/O}	Input/Output Capacitance (SDA)	8	pF	$V_{I/O} = 0V$
C _{IN}	Input Capacitance (A ₀ , A ₁ , SCL)	6	pF	$V_{IN} = 0V$

Note: 1. This parameter is characterized and is not 100% tested.

Table 2-2.DC Characteristics

Applicable over recommended operating range from: $T_{AI} = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V (unless otherwise noted)

Symbol	Parameter	Test Condition	Test Condition		Тур	Max	Units
V _{CC1}	Supply Voltage			1.8		3.6	V
V _{CC2}	Supply Voltage			2.5		5.5	V
I _{cc}	Supply Current	$V_{CC} = 5.0V$	READ at 400 kHz			2.0	mA
I _{CC}	Supply Current	$V_{CC} = 5.0V$	WRITE at 400 kHz			3.0	mA
	Chan allow Course ant	$V_{CC} = 1.8V$				1.0	μA
I _{SB1}	Standby Current	$V_{CC} = 3.6V$	$v_{\rm IN} = v_{\rm CC} \text{ or } v_{\rm SS}$			3.0	μA
	Chanadhu Currant	$V_{CC} = 2.5V$				2.0	μA
I _{SB2}	Standby Current	$V_{\rm CC} = 5.5 V$	$v_{\rm IN} = v_{\rm CC} \text{ or } v_{\rm SS}$			6.0	μA
I _{LI}	Input Leakage Current	$V_{IN} = V_{CC} \text{ or } V_{SS}$			0.10	3.0	μA
I _{LO}	Output Leakage Current	$V_{OUT} = V_{CC} \text{ or } V_{SS}$	$V_{OUT} = V_{CC} \text{ or } V_{SS}$		0.05	3.0	μΑ
V _{IL}	Input Low Level ⁽¹⁾			-0.6		V _{CC} x 0.3	V
V _{IH}	Input High Level ⁽¹⁾			V _{CC} x 0.7		V _{CC} + 0.5	V
V _{OL1}	Output Low Level	$V_{CC} = 1.8V$	I _{OL} = 0.15 mA			0.2	V
V _{OL2}	Output Low Level	$V_{\rm CC} = 3.0 V$	I _{OL} = 2.1 mA			0.4	V

Note: 1. V_{IL} min and V_{IH} max are reference only and are not tested.

Table 2-3. AC Characteristics (Industrial Temperature)

Applicable over recommended operating range from $T_{AI} = -40^{\circ}C$ to $+85^{\circ}C$, $V_{CC} = +1.8V$ to +5.5V, CL = 100 pF (unless otherwise noted). Test conditions are listed in Note 2.

			1.8-volt			
Symbol	Parameter	Min	Max	Min	Max	Units
f _{SCL}	Clock Frequency, SCL		400		1000	kHz
t _{LOW}	Clock Pulse Width Low	1.3		0.4		μs
t _{HIGH}	Clock Pulse Width High	0.6		0.4		μs
t _i	Noise Suppression Time ⁽¹⁾		100		50	ns
t _{AA}	Clock Low to Data Out Valid	0.05	0.9	0.05	0.55	μs
t _{BUF}	Time the bus must be free before a new transmission can start ⁽¹⁾	1.3		0.5		μs
t _{HD.STA}	Start Hold Time	0.6		0.25		μs
t _{SU.STA}	Start Set-up Time	0.6		0.25		μs
t _{HD.DAT}	Data In Hold Time	0		0		μs
t _{SU.DAT}	Data In Set-up Time	100		100		ns
t _R	Inputs Rise Time ⁽¹⁾		0.3		0.3	μs
t _F	Inputs Fall Time ⁽¹⁾		300		100	ns
t _{SU.STO}	Stop Set-up Time	0.6		0.25		μs
t _{DH}	Data Out Hold Time	50		50		ns
t _{WR}	Write Cycle Time		5		5	ms
Endurance ⁽¹⁾	25°C, Page Mode, 3.3V	1,000,000				Write Cycles

Notes: 1. This parameter is ensured by characterization only.

2. AC measurement conditions:





3. Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 3-4 on page 8). Data changes during SCL high periods will indicate a start or stop condition as defined below.

START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see Figure 3-5 on page 8).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see Figure 3-5 on page 8).

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero during the ninth clock cycle to acknowledge that it has received each word.

STANDBY MODE: The AT24C512B features a low power standby mode which is enabled: a) upon power-up and b) after the receipt of the STOP bit and the completion of any internal operations.

Software Reset: After an interruption in protocol, power loss or system reset, any 2-wire part can be protocol reset by following these steps: (a) Create a start bit condition, (b) clock 9 cycles, (c) create another start bit followed by stop bit condition as shown below. The device is ready for next communication after above steps have been completed.







Figure 3-2. Bus Timing (SCL: Serial Clock, SDA: Serial Data I/O)





Note: 1. The write cycle time t_{WR} is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.







4. Device Addressing

The 512K EEPROM requires an 8-bit device address word following a start condition to enable the chip for a read or write operation (see Figure 6-1 on page 10). The device address word consists of a mandatory "1", "0" sequence for the first four most significant bits as shown. This is common to all two-wire EEPROM devices.

The 512K uses the three device address bits A2, A1, A0 to allow as many as eight devices on the same bus. These bits must compare to their corresponding hardwired input pins. The A2, A1 and A0 pins use an internal proprietary circuit that biases them to a logic low condition if the pins are allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a "0". If a compare is not made, the device will return to a standby state.

DATA SECURITY: The AT24C512B has a hardware data protection scheme that allows the user to Write Protect the whole memory when the WP pin is at V_{CC} .

5. Write Operations

BYTE WRITE: A write operation requires two 8-bit data word addresses following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0". The addressing device, such as a microcontroller, then must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle, t_{WR} , to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see Figure 6-2 on page 10).

PAGE WRITE: The 512K EEPROM is capable of 128-byte page writes.

A page write is initiated the same way as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to 127 more data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see Figure 6-3 on page 11).

The data word address lower 7 bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than 128 data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten. The address roll over during write is from the last byte of the current page to the first byte of the same page.

ACKNOWLEDGE POLLING: Once the internally-timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The Read/Write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write sequence to continue.





6. Read Operations

Read operations are initiated the same way as write operations with the exception that the Read/Write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by "1". This address stays valid between operations as long as the chip power is maintained. The address roll over during read is from the last byte of the last memory page, to the first byte of the first page.

Once the device address with the Read/Write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see Figure 6-4 on page 11).

RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the Read/Write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 6-5 on page 11).

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll over and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see Figure 6-6 on page 11).



Figure 6-1. Device Address

AT24C512B

















Ordering Information

Ordering Code	Voltage	Package	Operation Range
AT24C512B-PU (Bulk form only)	1.8	8P3	
AT24C512B-PU25 (Bulk form only)	2.5	8P3	
AT24C512BN-SH-B ⁽¹⁾ (NiPdAu Lead Finish)	1.8	8S1	
AT24C512BN-SH-T ⁽²⁾ (NiPdAu Lead Finish)	1.8	8S1	
AT24C512BN-SH25-B ⁽¹⁾ (NiPdAu Lead Finish)	2.5	8S1	
AT24C512BN-SH25-T ⁽²⁾ (NiPdAu Lead Finish)	2.5	8S1	
AT24C512BW-SH-B ⁽¹⁾ (NiPdAu Lead Finish)	1.8	8S2	
AT24C512BW-SH-T ⁽²⁾ (NiPdAu Lead Finish)	1.8	8S2	Lead-free/Halogen-free/
AT24C512BW-SH25-B ⁽¹⁾ (NiPdAu Lead Finish)	2.5	8S2	Industrial Temperature
AT24C512BW-SH25-T ⁽²⁾ (NiPdAu Lead Finish)	2.5	8S2	(–40°C to 85°C)
AT24C512B-TH-B ⁽¹⁾ (NiPdAu Lead Finish)	1.8	8A2	
AT24C512B-TH-T ⁽²⁾ (NiPdAu Lead Finish)	1.8	8A2	
AT24C512B-TH25-B ⁽¹⁾ (NiPdAu Lead Finish)	2.5	8A2	
AT24C512B-TH25-T ⁽²⁾ (NiPdAu Lead Finish)	2.5	8A2	
AT24C512BY7-YH-T ⁽²⁾ (NiPdAu Lead Finish)	1.8	8Y7	
AT24C512BY7-YH25-T ⁽²⁾ (NiPdAu Lead Finish)	2.5	8Y7	
AT24C512BU2-UU-T ⁽²⁾	1.8	8U2-1	
AT24C512B-W-11 ⁽³⁾	1.8	Die Sale	Industrial Temperature
			(–40°C to 85°C)

Notes: 1. "-B" denotes bulk

2. "-T" denotes tape and reel. SOIC = 4K per reel. TSSOP and dBGA2 = 5K per reel. SAP = 3K per reel. EIAJ = 2K per reel.

3. Available in tape and reel, and wafer form; order as SL788 for inkless wafer form. Bumped die available upon request. Please contact Serial Interface Marketing.

	Package Type					
8P3	8-lead, 0.300" Wide, Plastic Dual In-line Package (PDIP)					
8S1	8-lead, 0.150" Wide, Plastic Gull Wing Small Outline Package (JEDEC SOIC)					
8S2	8-lead, 0.200" Wide Plastic Gull Wing Small Outline Package (EIAJ SOIC)					
8A2	8-lead, 4.4 mm Body, Plastic Thin Shrink Small Outline Package (TSSOP)					
8Y7	8-lead, 6.00 mm x 4.90 mm Body, Ultra Thin, Dual Footprint, Non-leaded, Small Array Package (SAP)					
8U2-1	8-ball, die Ball Grid Array Package (dBGA2)					
	Options					
-1.8	Low-voltage (1.8V to 3.6V)					
-2.5	Low-voltage (2.5V to 5.5V)					

7. Part marking scheme:

7.1 8-PDIP(1.8V)

TOP MARK			Seal	Yea	r
			I	Seal	Week
			I	I	
A T M	L	U	Y	W	W
2 F B		1			
* Lot Num	nber				
1					
Pin 1 Indica	ator	(Do	t)		

Y =	SEAL	YEAR		WW = SEAL WEEK
6:	2006	0:	2010	02 = Week 2
7:	2007	1:	2011	04 = Week 4
8:	2008	2:	2012	:: : :::: :
9:	2009	3:	2013	:: : :::: ::
				50 = Week 50
				52 = Week 52

Lot Number to Use ALL Characters in Marking

BOTTOM MARK

No Bottom Mark

7.2 8-PDIP(2.5V)

Y =	SEAL	YEAR		WW = SEAL WEEK
6:	2006	0:	2010	02 = Week 2
7:	2007	1:	2011	04 = Week 4
8:	2008	2:	2012	:: : :::: :
9:	2009	3:	2013	:: : :::: ::
				50 = Week 50
				52 = Week 52

Lot Number to Use ALL Characters in Marking

BOTTOM MARK

No Bottom Mark





7.3 8-SOIC(1.8V)

TOP MARK Seal Year | Seal Week | | | |---|--|--|--|--|--|---|---| A T M L H Y W W |---|--|--|--|---|---|---| 2 F B 1 |---|--|--|--|---|---|---| * Lot Number |---|--|--|--|--|---|---| | Pin 1 Indicator (Dot)

Y =	SEAL	YEAR			WW =	- 5	SEAL W	IEEK		
6:	2006	0:	2010		02	=	Week	2		
7:	2007	1:	2011		04	=	Week	4		
8:	2008	2:	2012		::	:	::::	:		
9:	2009	3:	2013		::	:	::::	::		
					50	=	Week	50		
					52	=	Week	52		
Lot	Numbe	er to	Use	ALL	Cha	ra	cters	in	Marki	ing

BOTTOM MARK

No Bottom Mark

7.4 8-SOIC(2.5V)



(=	SEAL	YEAR		WW = SEAL WEEK
6:	2006	0:	2010	02 = Week 2
7:	2007	1:	2011	04 = Week 4
8:	2008	2:	2012	:: : :::: :
9:	2009	3:	2013	:: : :::: ::
				50 = Week 50
				52 = Week 52

Lot Number to Use ALL Characters in Marking

BOTTOM MARK

No Bottom Mark

14 AT24C512B

7.5 8-TSSOP(1.8V)

TOP MARK

```
Pin 1 Indicator (Dot) Y = S

| 6: 2

|---|--|--| 7: 2

* H Y W W 8: 2

|---|--|--| 9: 2

2 F B 1 *

|---|---|---|
```

SEAL	YEAR		WW = SEAL WEEK
2006	0:	2010	02 = Week 2
2007	1:	2011	04 = Week 4
2008	2:	2012	:: : :::: :
2009	3:	2013	:: : :::: ::
			50 = Week 50
			52 = Week 52
	SEAL 2006 2007 2008 2009	SEAL YEAR 2006 O: 2007 1: 2008 2: 2009 3:	SEAL YEAR 2006 0: 2010 2007 1: 2011 2008 2: 2012 2009 3: 2013

BOTTOM MARK

С	0	0					
	-						
	А	A	А	А	А	А	А
	<-	Pin	1 Ir	ndica	ator		

Country of origin

7.6 8-TSSOP(2.5V)

TOP MARK Pin 1 Indicator (Dot) Y = SEAL YEAR WW = SEAL WEEK 6: 2006 0: 2010 02 = Week 2|---|---|---| 7: 2007 1: 2011 04 = Week 4* H Y W W 8: 2008 2: 2012 :: : :::: : |---|---| 9: 2009 3: 2013 :: : :::: :: 2 F B 2* 50 = Week 50|---|---|---| 52 = Week 52

BOTTOM MARK

|---|---|---|---|---| C 0 0 |---|---|---|---|---| A A A A A A A |---|---|---|---|---| <- Pin 1 Indicator Country of origin





7.7 8-Ultra Thin SAP (1.8V)



7.8 8-Ultra Thin SAP (2.5V)



7.8 dBGA2

```
TOP MARK
LINE 1---->
                2FBU
LINE 2---->
                 YMTC
                 |<-- Pin 1 This Corner</pre>
P = Country of Origin
Y = ONE DIGIT YEAR CODE
4: 2004
        7: 2007
5: 2005
        8: 2008
6: 2006 9: 2009
M = SEAL MONTH (USE ALPHA DESIGNATOR A-L)
 A = JANUARY
 B = FEBRUARY
 J = OCTOBER
 K = NOVEMBER
 L = DECEMBER
```

TC = TRACE CODE (ATMEL LOT NUMBERS TO CORRESPOND WITH ATK TRACE CODE LOG BOOK)





8. Package Information

U2-1 - dBGA2



18

AT24C512B

8P3 – PDIP







8S1 – JEDEC SOIC



AT24C512B

8S2 - EIAJ SOIC







8A2 – TSSOP



AT24C512B

8Y7 – UTSAP







8U2-1 – dBGA2



AT24C512B

Revision History

Doc. Rev.	Date	Comments
5297A	1/2008	AT24C512B product with date code 2008 work week 14 (814) or later supports 5Vcc operation Initial document release

