



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## Features

- High Performance, Low Power 32-Bit Atmel® AVR® Microcontroller
  - Compact Single-cycle RISC Instruction Set Including DSP Instruction Set
  - Read-Modify-Write Instructions and Atomic Bit Manipulation
  - Performing 1.49 DMIPS / MHz
    - Up to 91 DMIPS Running at 66 MHz from Flash (1 Wait-State)
    - Up to 49 DMIPS Running at 33MHz from Flash (0 Wait-State)
  - Memory Protection Unit
- Multi-hierarchy Bus System
  - High-Performance Data Transfers on Separate Buses for Increased Performance
  - 15 Peripheral DMA Channels Improves Speed for Peripheral Communication
- Internal High-Speed Flash
  - 512K Bytes, 256K Bytes, 128K Bytes Versions
  - Single Cycle Access up to 33 MHz
  - Prefetch Buffer Optimizing Instruction Execution at Maximum Speed
  - 4ms Page Programming Time and 8ms Full-Chip Erase Time
  - 100,000 Write Cycles, 15-year Data Retention Capability
  - Flash Security Locks and User Defined Configuration Area
- Internal High-Speed SRAM, Single-Cycle Access at Full Speed
  - 64K Bytes (512KB and 256KB Flash), 32K Bytes (128KB Flash)
- External Memory Interface on AT32UC3A0 Derivatives
  - SDRAM / SRAM Compatible Memory Bus (16-bit Data and 24-bit Address Buses)
- Interrupt Controller
  - Autovectorized Low Latency Interrupt Service with Programmable Priority
- System Functions
  - Power and Clock Manager Including Internal RC Clock and One 32KHz Oscillator
  - Two Multipurpose Oscillators and Two Phase-Lock-Loop (PLL) allowing Independent CPU Frequency from USB Frequency
  - Watchdog Timer, Real-Time Clock Timer
- Universal Serial Bus (USB)
  - Device 2.0 Full Speed and On-The-Go (OTG) Low Speed and Full Speed
  - Flexible End-Point Configuration and Management with Dedicated DMA Channels
  - On-chip Transceivers Including Pull-Ups
- Ethernet MAC 10/100 Mbps interface
  - 802.3 Ethernet Media Access Controller
  - Supports Media Independent Interface (MII) and Reduced MII (RMII)
- One Three-Channel 16-bit Timer/Counter (TC)
  - Three External Clock Inputs, PWM, Capture and Various Counting Capabilities
- One 7-Channel 16-bit Pulse Width Modulation Controller (PWM)
- Four Universal Synchronous/Asynchronous Receiver/Transmitters (USART)
  - Independent Baudrate Generator, Support for SPI, IrDA and ISO7816 interfaces
  - Support for Hardware Handshaking, RS485 Interfaces and Modem Line
- Two Master/Slave Serial Peripheral Interfaces (SPI) with Chip Select Signals
- One Synchronous Serial Protocol Controller
  - Supports I2S and Generic Frame-Based Protocols
- One Master/Slave Two-Wire Interface (TWI), 400kbit/s I2C-compatible
- One 8-channel 10-bit Analog-To-Digital Converter
- 16-bit Stereo Audio Bitstream
  - Sample Rate Up to 50 KHz



## 32-Bit Atmel AVR Microcontroller

**AT32UC3A0512**  
**AT32UC3A0256**  
**AT32UC3A0128**  
**AT32UC3A1512**  
**AT32UC3A1256**  
**AT32UC3A1128**

## Summary

32058KS-AVR32-01/12



- **On-Chip Debug System (JTAG interface)**
  - **Nexus Class 2+, Runtime Control, Non-Intrusive Data and Program Trace**
- **100-pin TQFP (69 GPIO pins), 144-pin LQFP (109 GPIO pins) , 144 BGA (109 GPIO pins)**
- **5V Input Tolerant I/Os**
- **Single 3.3V Power Supply or Dual 1.8V-3.3V Power Supply**

## 1. Description

The AT32UC3A is a complete System-On-Chip microcontroller based on the AVR32 UC RISC processor running at frequencies up to 66 MHz. AVR32 UC is a high-performance 32-bit RISC microprocessor core, designed for cost-sensitive embedded applications, with particular emphasis on low power consumption, high code density and high performance.

The processor implements a Memory Protection Unit (MPU) and a fast and flexible interrupt controller for supporting modern operating systems and real-time operating systems. Higher computation capabilities are achievable using a rich set of DSP instructions.

The AT32UC3A incorporates on-chip Flash and SRAM memories for secure and fast access. For applications requiring additional memory, an external memory interface is provided on AT32UC3A0 derivatives.

The Peripheral Direct Memory Access controller (PDCA) enables data transfers between peripherals and memories without processor involvement. PDCA drastically reduces processing overhead when transferring continuous and large data streams between modules within the MCU.

The PowerManager improves design flexibility and security: the on-chip Brown-Out Detector monitors the power supply, the CPU runs from the on-chip RC oscillator or from one of external oscillator sources, a Real-Time Clock and its associated timer keeps track of the time.

The Timer/Counter includes three identical 16-bit timer/counter channels. Each channel can be independently programmed to perform frequency measurement, event counting, interval measurement, pulse generation, delay timing and pulse width modulation.

The PWM modules provides seven independent channels with many configuration options including polarity, edge alignment and waveform non overlap control. One PWM channel can trigger ADC conversions for more accurate close loop control implementations.

The AT32UC3A also features many communication interfaces for communication intensive applications. In addition to standard serial interfaces like UART, SPI or TWI, other interfaces like flexible Synchronous Serial Controller, USB and Ethernet MAC are available.

The Synchronous Serial Controller provides easy access to serial communication protocols and audio standards like I2S.

The Full-Speed USB 2.0 Device interface supports several USB Classes at the same time thanks to the rich End-Point configuration. The On-The-GO (OTG) Host interface allows device like a USB Flash disk or a USB printer to be directly connected to the processor.

The media-independent interface (MII) and reduced MII (RMII) 10/100 Ethernet MAC module provides on-chip solutions for network-connected devices.

AT32UC3A integrates a class 2+ Nexus 2.0 On-Chip Debug (OCD) System, with non-intrusive real-time trace, full-speed read/write memory access in addition to basic runtime control.

## 2. Configuration Summary

The table below lists all AT32UC3A memory and package configurations:


| Device              | Flash      | SRAM      | Ext. Bus Interface | Ethernet MAC | Package                     |
|---------------------|------------|-----------|--------------------|--------------|-----------------------------|
| <b>AT32UC3A0512</b> | 512 Kbytes | 64 Kbytes | yes                | yes          | 144 pin LQFP<br>144 pin BGA |
| <b>AT32UC3A0256</b> | 256 Kbytes | 64 Kbytes | yes                | yes          | 144 pin LQFP<br>144 pin BGA |
| <b>AT32UC3A0128</b> | 128 Kbytes | 32 Kbytes | yes                | yes          | 144 pin LQFP<br>144 pin BGA |
| <b>AT32UC3A1512</b> | 512 Kbytes | 64 Kbytes | no                 | yes          | 100 pin TQFP                |
| <b>AT32UC3A1256</b> | 256 Kbytes | 64 Kbytes | no                 | yes          | 100 pin TQFP                |
| <b>AT32UC3A1128</b> | 128 Kbytes | 32 Kbytes | no                 | yes          | 100 pin TQFP                |

## 3. Abbreviations

- GCLK: Power Manager Generic Clock
- GPIO: General Purpose Input/Output
- HSB: High Speed Bus
- MPU: Memory Protection Unit
- OCD: On Chip Debug
- PB: Peripheral Bus
- PDCA: Peripheral Direct Memory Access Controller (PDC) version A
- USBB: USB On-The-GO Controller version B

### 4. Blockdiagram

Figure 4-1. Blockdiagram



## 4.1 Processor and architecture

### 4.1.1 AVR32 UC CPU

- 32-bit load/store AVR32A RISC architecture.
  - 15 general-purpose 32-bit registers.
  - 32-bit Stack Pointer, Program Counter and Link Register reside in register file.
  - Fully orthogonal instruction set.
  - Privileged and unprivileged modes enabling efficient and secure Operating Systems.
  - Innovative instruction set together with variable instruction length ensuring industry leading code density.
  - DSP extension with saturating arithmetic, and a wide variety of multiply instructions.
- 3 stage pipeline allows one instruction per clock cycle for most instructions.
  - Byte, half-word, word and double word memory access.
  - Multiple interrupt priority levels.
- MPU allows for operating systems with memory protection.

### 4.1.2 Debug and Test system

- IEEE1149.1 compliant JTAG and boundary scan
- Direct memory access and programming capabilities through JTAG interface
- Extensive On-Chip Debug features in compliance with IEEE-ISTO 5001-2003 (Nexus 2.0) Class 2+
  - Low-cost NanoTrace supported.
- Auxiliary port for high-speed trace information
- Hardware support for 6 Program and 2 data breakpoints
- Unlimited number of software breakpoints supported
- Advanced Program, Data, Ownership, and Watchpoint trace supported

### 4.1.3 Peripheral DMA Controller

- Transfers from/to peripheral to/from any memory space without intervention of the processor.
- Next Pointer Support, forbids strong real-time constraints on buffer management.
- Fifteen channels
  - Two for each USART
  - Two for each Serial Synchronous Controller
  - Two for each Serial Peripheral Interface
  - One for each ADC
  - Two for each TWI Interface

### 4.1.4 Bus system

- High Speed Bus (HSB) matrix with 6 Masters and 6 Slaves handled
  - Handles Requests from the CPU Data Fetch, CPU Instruction Fetch, PDCA, USBB, Ethernet Controller, CPU SAB, and to internal Flash, internal SRAM, Peripheral Bus A, Peripheral Bus B, EBI.
  - Round-Robin Arbitration (three modes supported: no default master, last accessed default master, fixed default master)
  - Burst Breaking with Slot Cycle Limit
  - One Address Decoder Provided per Master

- **Peripheral Bus A able to run on at divided bus speeds compared to the High Speed Bus**

[Figure 4-1](#) gives an overview of the bus system. All modules connected to the same bus use the same clock, but the clock to each module can be individually shut off by the Power Manager. The figure identifies the number of master and slave interfaces of each module connected to the High Speed Bus, and which DMA controller is connected to which peripheral.



## 5. Signals Description

The following table gives details on the signal name classified by peripheral

The signals are multiplexed with GPIO pins as described in "[Peripheral Multiplexing on I/O lines](#)" on page 31.

**Table 5-1.** Signal Description List

| Signal Name                           | Function                       | Type         | Active Level | Comments        |
|---------------------------------------|--------------------------------|--------------|--------------|-----------------|
| <b>Power</b>                          |                                |              |              |                 |
| VDDPLL                                | Power supply for PLL           | Power Input  |              | 1.65V to 1.95 V |
| VDDCORE                               | Core Power Supply              | Power Input  |              | 1.65V to 1.95 V |
| VDDIO                                 | I/O Power Supply               | Power Input  |              | 3.0V to 3.6V    |
| VDDANA                                | Analog Power Supply            | Power Input  |              | 3.0V to 3.6V    |
| VDDIN                                 | Voltage Regulator Input Supply | Power Input  |              | 3.0V to 3.6V    |
| VDDOUT                                | Voltage Regulator Output       | Power Output |              | 1.65V to 1.95 V |
| GNDANA                                | Analog Ground                  | Ground       |              |                 |
| GND                                   | Ground                         | Ground       |              |                 |
| <b>Clocks, Oscillators, and PLL's</b> |                                |              |              |                 |
| XIN0, XIN1, XIN32                     | Crystal 0, 1, 32 Input         | Analog       |              |                 |
| XOUT0, XOUT1, XOUT32                  | Crystal 0, 1, 32 Output        | Analog       |              |                 |
| <b>JTAG</b>                           |                                |              |              |                 |
| TCK                                   | Test Clock                     | Input        |              |                 |
| TDI                                   | Test Data In                   | Input        |              |                 |
| TDO                                   | Test Data Out                  | Output       |              |                 |
| TMS                                   | Test Mode Select               | Input        |              |                 |
| <b>Auxiliary Port - AUX</b>           |                                |              |              |                 |
| MCKO                                  | Trace Data Output Clock        | Output       |              |                 |
| MDO0 - MDO5                           | Trace Data Output              | Output       |              |                 |

**Table 5-1.** Signal Description List

| Signal Name                                | Function                          | Type   | Active Level | Comments |
|--|-----------------------------------|--------|--------------|----------|
| MSEO0 - MSEO1                              | Trace Frame Control               | Output |              |          |
| EVTI_N                                     | Event In                          | Output | Low          |          |
| EVTO_N                                     | Event Out                         | Output | Low          |          |
| <b>Power Manager - PM</b>                  |                                   |        |              |          |
| GCLK0 - GCLK3                              | Generic Clock Pins                | Output |              |          |
| RESET_N                                    | Reset Pin                         | Input  | Low          |          |
| <b>Real Time Counter - RTC</b>             |                                   |        |              |          |
| RTC_CLOCK                                  | RTC clock                         | Output |              |          |
| <b>Watchdog Timer - WDT</b>                |                                   |        |              |          |
| WDTEXT                                     | External Watchdog Pin             | Output |              |          |
| <b>External Interrupt Controller - EIC</b> |                                   |        |              |          |
| EXTINT0 - EXTINT7                          | External Interrupt Pins           | Input  |              |          |
| KPS0 - KPS7                                | Keypad Scan Pins                  | Output |              |          |
| NMI_N                                      | Non-Maskable Interrupt Pin        | Input  | Low          |          |
| <b>Ethernet MAC - MACB</b>                 |                                   |        |              |          |
| COL  | Collision Detect                  | Input  |              |          |
| CRS  | Carrier Sense and Data Valid      | Input  |              |          |
| MDC  | Management Data Clock             | Output |              |          |
| MDIO                                       | Management Data Input/Output      | I/O    |              |          |
| RXD0 - RXD3                                | Receive Data                      | Input  |              |          |
| RX_CLK                                     | Receive Clock                     | Input  |              |          |
| RX_DV                                      | Receive Data Valid                | Input  |              |          |
| RX_ER                                      | Receive Coding Error              | Input  |              |          |
| SPEED                                      | Speed                             |        |              |          |
| TXD0 - TXD3                                | Transmit Data                     | Output |              |          |
| TX_CLK                                     | Transmit Clock or Reference Clock | Output |              |          |
| TX_EN                                      | Transmit Enable                   | Output |              |          |
| TX_ER                                      | Transmit Coding Error             | Output |              |          |

**Table 5-1.** Signal Description List

| Signal Name   | Function                      | Type   | Active Level | Comments |
|---|-------------------------------|--------|--------------|----------|
| <b>External Bus Interface - HEBI</b>                        |                               |        |              |          |
| ADDR0 - ADDR23  | Address Bus                   | Output |              |          |
| CAS   | Column Signal                 | Output | Low          |          |
| DATA0 - DATA15  | Data Bus                      | I/O    |              |          |
| NCS0 - NCS3   | Chip Select                   | Output | Low          |          |
| NRD   | Read Signal                   | Output | Low          |          |
| NWAIT   | External Wait Signal          | Input  | Low          |          |
| NWE0  | Write Enable 0                | Output | Low          |          |
| NWE1  | Write Enable 1                | Output | Low          |          |
| NWE3  | Write Enable 3                | Output | Low          |          |
| RAS   | Row Signal                    | Output | Low          |          |
| SDA10   | SDRAM Address 10 Line         | Output |              |          |
| SDCK  | SDRAM Clock                   | Output |              |          |
| SDCKE   | SDRAM Clock Enable            | Output |              |          |
| SDCS0   | SDRAM Chip Select             | Output | Low          |          |
| SDWE  | SDRAM Write Enable            | Output | Low          |          |
| <b>General Purpose Input/Output 2 - GPIOA, GPIOB, GPIOC</b> |                               |        |              |          |
| P0 - P31  | Parallel I/O Controller GPIOA | I/O    |              |          |
| P0 - P31  | Parallel I/O Controller GPIOB | I/O    |              |          |
| P0 - P5   | Parallel I/O Controller GPIOC | I/O    |              |          |
| P0 - P31  | Parallel I/O Controller GPIOX | I/O    |              |          |
| <b>Serial Peripheral Interface - SPI0, SPI1</b>             |                               |        |              |          |
| MISO  | Master In Slave Out           | I/O    |              |          |
| MOSI  | Master Out Slave In           | I/O    |              |          |
| NPCS0 - NPCS3   | SPI Peripheral Chip Select    | I/O    | Low          |          |
| SCK   | Clock                         | Output |              |          |
| <b>Synchronous Serial Controller - SSC</b>                  |                               |        |              |          |
| RX_CLOCK  | SSC Receive Clock             | I/O    |              |          |



**Table 5-1.** Signal Description List

| Signal Name   | Function                       | Type   | Active Level | Comments    |
|---|--------------------------------|--------|--------------|-------------|
| RX_DATA   | SSC Receive Data               | Input  |              |             |
| RX_FRAME_SYNC   | SSC Receive Frame Sync         | I/O    |              |             |
| TX_CLOCK  | SSC Transmit Clock             | I/O    |              |             |
| TX_DATA   | SSC Transmit Data              | Output |              |             |
| TX_FRAME_SYNC   | SSC Transmit Frame Sync        | I/O    |              |             |
| <b>Timer/Counter - TIMER</b>  |                                |        |              |             |
| A0  | Channel 0 Line A               | I/O    |              |             |
| A1  | Channel 1 Line A               | I/O    |              |             |
| A2  | Channel 2 Line A               | I/O    |              |             |
| B0  | Channel 0 Line B               | I/O    |              |             |
| B1  | Channel 1 Line B               | I/O    |              |             |
| B2  | Channel 2 Line B               | I/O    |              |             |
| CLK0  | Channel 0 External Clock Input | Input  |              |             |
| CLK1  | Channel 1 External Clock Input | Input  |              |             |
| CLK2  | Channel 2 External Clock Input | Input  |              |             |
| <b>Two-wire Interface - TWI</b>   |                                |        |              |             |
| SCL   | Serial Clock                   | I/O    |              |             |
| SDA   | Serial Data                    | I/O    |              |             |
| <b>Universal Synchronous Asynchronous Receiver Transmitter - USART0, USART1, USART2, USART3</b> |                                |        |              |             |
| CLK   | Clock                          | I/O    |              |             |
| CTS   | Clear To Send                  | Input  |              |             |
| DCD   | Data Carrier Detect            |        |              | Only USART1 |
| DSR   | Data Set Ready                 |        |              | Only USART1 |
| DTR   | Data Terminal Ready            |        |              | Only USART1 |
| RI  | Ring Indicator                 |        |              | Only USART1 |
| RTS   | Request To Send                | Output |              |             |
| RXD   | Receive Data                   | Input  |              |             |
| TXD   | Transmit Data                  | Output |              |             |


**Table 5-1.** Signal Description List

| Signal Name                              | Function                                | Type         | Active Level | Comments    |
|--|---|--------------|--------------|-------------|
| <b>Analog to Digital Converter - ADC</b> |   |              |              |             |
| AD0 - AD7                                | Analog input pins                       | Analog input |              |             |
| ADVREF                                   | Analog positive reference voltage input | Analog input |              | 2.6 to 3.6V |
| <b>Pulse Width Modulator - PWM</b>       |   |              |              |             |
| PWM0 - PWM6                              | PWM Output Pins                         | Output       |              |             |
| <b>Universal Serial Bus Device - USB</b> |   |              |              |             |
| DDM                                      | USB Device Port Data -                  | Analog       |              |             |
| DDP                                      | USB Device Port Data +                  | Analog       |              |             |
| VBUS                                     | USB VBUS Monitor and OTG Negotiation    | Analog Input |              |             |
| USBID                                    | ID Pin of the USB Bus                   | Input        |              |             |
| USB_VBOF                                 | USB VBUS On/off: bus power control port | output       |              |             |
| <b>Audio Bitstream DAC (ABDAC)</b>       |   |              |              |             |
| DATA0-DATA1                              | D/A Data out                            | Output       |              |             |
| DATAN0-DATAN1                            | D/A Data inverted out                   | Output       |              |             |

## 6. Package and Pinout

The device pins are multiplexed with peripheral functions as described in ["Peripheral Multiplexing on I/O lines"](#) on page 31.

**Figure 6-1.** TQFP100 Pinout




**Table 6-1.** TQFP100 Package Pinout

|    |         |    |         |    |        |    |         |
|----|---------|----|---------|----|--------|----|---------|
| 1  | PB20    | 26 | PA05    | 51 | PA21   | 76 | PB08    |
| 2  | PB21    | 27 | PA06    | 52 | PA22   | 77 | PB09    |
| 3  | PB22    | 28 | PA07    | 53 | PA23   | 78 | PB10    |
| 4  | VDDIO   | 29 | PA08    | 54 | PA24   | 79 | VDDIO   |
| 5  | GND     | 30 | PA09    | 55 | PA25   | 80 | GND     |
| 6  | PB23    | 31 | PA10    | 56 | PA26   | 81 | PB11    |
| 7  | PB24    | 32 | N/C     | 57 | PA27   | 82 | PB12    |
| 8  | PB25    | 33 | PA11    | 58 | PA28   | 83 | PA29    |
| 9  | PB26    | 34 | VDDCORE | 59 | VDDANA | 84 | PA30    |
| 10 | PB27    | 35 | GND     | 60 | ADVREF | 85 | PC02    |
| 11 | VDDOUT  | 36 | PA12    | 61 | GNDANA | 86 | PC03    |
| 12 | VDDIN   | 37 | PA13    | 62 | VDDPLL | 87 | PB13    |
| 13 | GND     | 38 | VDDCORE | 63 | PC00   | 88 | PB14    |
| 14 | PB28    | 39 | PA14    | 64 | PC01   | 89 | TMS     |
| 15 | PB29    | 40 | PA15    | 65 | PB00   | 90 | TCK     |
| 16 | PB30    | 41 | PA16    | 66 | PB01   | 91 | TDO     |
| 17 | PB31    | 42 | PA17    | 67 | VDDIO  | 92 | TDI     |
| 18 | RESET_N | 43 | PA18    | 68 | VDDIO  | 93 | PC04    |
| 19 | PA00    | 44 | PA19    | 69 | GND    | 94 | PC05    |
| 20 | PA01    | 45 | PA20    | 70 | PB02   | 95 | PB15    |
| 21 | GND     | 46 | VBUS    | 71 | PB03   | 96 | PB16    |
| 22 | VDDCORE | 47 | VDDIO   | 72 | PB04   | 97 | VDDCORE |

**Table 6-1.** TQFP100 Package Pinout

|    |      |    |     |    |      |     |      |
|----|------|----|-----|----|------|-----|------|
| 23 | PA02 | 48 | DM  | 73 | PB05 | 98  | PB17 |
| 24 | PA03 | 49 | DP  | 74 | PB06 | 99  | PB18 |
| 25 | PA04 | 50 | GND | 75 | PB07 | 100 | PB19 |

**Figure 6-2.** LQFP144 Pinout




**Table 6-2.** VQFP144 Package Pinout

|    |        |    |         |    |        |     |       |
|----|--------|----|---------|----|--------|-----|-------|
| 1  | PX00   | 37 | GND     | 73 | PA21   | 109 | GND   |
| 2  | PX01   | 38 | PX10    | 74 | PA22   | 110 | PX30  |
| 3  | PB20   | 39 | PA05    | 75 | PA23   | 111 | PB08  |
| 4  | PX02   | 40 | PX11    | 76 | PA24   | 112 | PX31  |
| 5  | PB21   | 41 | PA06    | 77 | PA25   | 113 | PB09  |
| 6  | PB22   | 42 | PX12    | 78 | PA26   | 114 | PX32  |
| 7  | VDDIO  | 43 | PA07    | 79 | PA27   | 115 | PB10  |
| 8  | GND    | 44 | PX13    | 80 | PA28   | 116 | VDDIO |
| 9  | PB23   | 45 | PA08    | 81 | VDDANA | 117 | GND   |
| 10 | PX03   | 46 | PX14    | 82 | ADVREF | 118 | PX33  |
| 11 | PB24   | 47 | PA09    | 83 | GNDANA | 119 | PB11  |
| 12 | PX04   | 48 | PA10    | 84 | VDDPLL | 120 | PX34  |
| 13 | PB25   | 49 | N/C     | 85 | PC00   | 121 | PB12  |
| 14 | PB26   | 50 | PA11    | 86 | PC01   | 122 | PA29  |
| 15 | PB27   | 51 | VDDCORE | 87 | PX20   | 123 | PA30  |
| 16 | VDDOUT | 52 | GND     | 88 | PB00   | 124 | PC02  |
| 17 | VDDIN  | 53 | PA12    | 89 | PX21   | 125 | PC03  |
| 18 | GND    | 54 | PA13    | 90 | PB01   | 126 | PB13  |
| 19 | PB28   | 55 | VDDCORE | 91 | PX22   | 127 | PB14  |
| 20 | PB29   | 56 | PA14    | 92 | VDDIO  | 128 | TMS   |
| 21 | PB30   | 57 | PA15    | 93 | VDDIO  | 129 | TCK   |

**Table 6-2.** VQFP144 Package Pinout

|    |         |    |       |     |       |     |         |
|----|---------|----|-------|-----|-------|-----|---------|
| 22 | PB31    | 58 | PA16  | 94  | GND   | 130 | TDO     |
| 23 | RESET_N | 59 | PX15  | 95  | PX23  | 131 | TDI     |
| 24 | PX05    | 60 | PA17  | 96  | PB02  | 132 | PC04    |
| 25 | PA00    | 61 | PX16  | 97  | PX24  | 133 | PC05    |
| 26 | PX06    | 62 | PA18  | 98  | PB03  | 134 | PB15    |
| 27 | PA01    | 63 | PX17  | 99  | PX25  | 135 | PX35    |
| 28 | GND     | 64 | PA19  | 100 | PB04  | 136 | PB16    |
| 29 | VDDCORE | 65 | PX18  | 101 | PX26  | 137 | PX36    |
| 30 | PA02    | 66 | PA20  | 102 | PB05  | 138 | VDDCORE |
| 31 | PX07    | 67 | PX19  | 103 | PX27  | 139 | PB17    |
| 32 | PA03    | 68 | VBUS  | 104 | PB06  | 140 | PX37    |
| 33 | PX08    | 69 | VDDIO | 105 | PX28  | 141 | PB18    |
| 34 | PA04    | 70 | DM    | 106 | PB07  | 142 | PX38    |
| 35 | PX09    | 71 | DP    | 107 | PX29  | 143 | PB19    |
| 36 | VDDIO   | 72 | GND   | 108 | VDDIO | 144 | PX39    |

**Figure 6-3.** BGA144 Pinout





**Table 6-3.** BGA144 Package Pinout A1..M8

|          | 1     | 2       | 3    | 4    | 5      | 6    | 7    | 8       |
|----------|-------|---------|------|------|--------|------|------|---------|
| <b>A</b> | VDDIO | PB07    | PB05 | PB02 | PB03   | PB01 | PC00 | PA28    |
| <b>B</b> | PB08  | GND     | PB06 | PB04 | VDDIO  | PB00 | PC01 | VDDPLL  |
| <b>C</b> | PB09  | PX33    | PA29 | PC02 | PX28   | PX26 | PX22 | PX21    |
| <b>D</b> | PB11  | PB13    | PB12 | PX30 | PX29   | PX25 | PX24 | PX20    |
| <b>E</b> | PB10  | VDDIO   | PX32 | PX31 | VDDIO  | PX27 | PX23 | VDDANA  |
| <b>F</b> | PA30  | PB14    | PX34 | PB16 | TCK    | GND  | GND  | PX16    |
| <b>G</b> | TMS   | PC03    | PX36 | PX35 | PX37   | GND  | GND  | PA16    |
| <b>H</b> | TDO   | VDDCORE | PX38 | PX39 | VDDIO  | PA01 | PA10 | VDDCORE |
| <b>J</b> | TDI   | PB17    | PB15 | PX00 | PX01   | PA00 | PA03 | PA04    |
| <b>K</b> | PC05  | PC04    | PB19 | PB20 | PX02   | PB29 | PB30 | PA02    |
| <b>L</b> | PB21  | GND     | PB18 | PB24 | VDDOUT | PX04 | PB31 | VDDIN   |
| <b>M</b> | PB22  | PB23    | PB25 | PB26 | PX03   | PB27 | PB28 | RESET_N |

**Table 6-4.** BGA144 Package Pinout A9..M12

|          | 9      | 10     | 11      | 12      |
|----------|--------|--------|---------|---------|
| <b>A</b> | PA26   | PA25   | PA24    | PA23    |
| <b>B</b> | PA27   | PA21   | GND     | PA22    |
| <b>C</b> | ADVREF | GNDANA | PX19    | PA19    |
| <b>D</b> | PA18   | PA20   | DP      | DM      |
| <b>E</b> | PX18   | PX17   | VDDIO   | VBUS    |
| <b>F</b> | PA17   | PX15   | PA15    | PA14    |
| <b>G</b> | PA13   | PA12   | PA11    | NC      |
| <b>H</b> | PX11   | PA08   | VDDCORE | VDDCORE |
| <b>J</b> | PX14   | PA07   | PX13    | PA09    |
| <b>K</b> | PX08   | GND    | PA05    | PX12    |
| <b>L</b> | PX06   | PX10   | GND     | PA06    |
| <b>M</b> | PX05   | PX07   | PX09    | VDDIO   |

Note: NC is not connected.

## 7. Power Considerations


### 7.1 Power Supplies

The AT32UC3A has several types of power supply pins:

- **VDDIO:** Powers I/O lines. Voltage is 3.3V nominal.
- **VDDANA:** Powers the ADC Voltage is 3.3V nominal.
- **VDDIN:** Input voltage for the voltage regulator. Voltage is 3.3V nominal.
- **VDDCORE:** Powers the core, memories, and peripherals. Voltage is 1.8V nominal.
- **VDDPLL:** Powers the PLL. Voltage is 1.8V nominal.

The ground pins GND are common to VDDCORE, VDDIO, VDDPLL. The ground pin for VDDANA is GNDANA.

Refer to ["Power Consumption" on page 44](#) for power consumption on the various supply pins.




## 7.2 Voltage Regulator

### 7.2.1 Single Power Supply

The AT32UC3A embeds a voltage regulator that converts from 3.3V to 1.8V. The regulator takes its input voltage from VDDIN, and supplies the output voltage on VDDOUT. VDDOUT should be externally connected to the 1.8V domains.

Adequate input supply decoupling is mandatory for VDDIN in order to improve startup stability and reduce source voltage drop. Two input decoupling capacitors must be placed close to the chip.


Adequate output supply decoupling is mandatory for VDDOUT to reduce ripple and avoid oscillations. The best way to achieve this is to use two capacitors in parallel between VDDOUT and GND as close to the chip as possible



Refer to [Section 12.3 on page 42](#) for decoupling capacitors values and regulator characteristics


### 7.2.2 Dual Power Supply

In case of dual power supply, VDDIN and VDDOUT should be connected to ground to prevent from leakage current.



### 7.3 Analog-to-Digital Converter (A.D.C) reference.

The ADC reference (ADVREF) must be provided from an external source. Two decoupling capacitors must be used to insure proper decoupling.



Refer to [Section 12.4 on page 42](#) for decoupling capacitors values and electrical characteristics.

In case ADC is not used, the ADVREF pin should be connected to GND to avoid extra consumption.

## 8. I/O Line Considerations

### 8.1 JTAG pins

TMS, TDI and TCK have pull-up resistors. TDO is an output, driven at up to VDDIO, and has no pull-up resistor.

### 8.2 RESET\_N pin

The RESET\_N pin is a schmitt input and integrates a permanent pull-up resistor to VDDIO. As the product integrates a power-on reset cell, the RESET\_N pin can be left unconnected in case no reset from the system needs to be applied to the product.

### 8.3 TWI pins

When these pins are used for TWI, the pins are open-drain outputs with slew-rate limitation and inputs with inputs with spike-filtering. When used as GPIO-pins or used for other peripherals, the pins have the same characteristics as PIO pins.

### 8.4 GPIO pins

All the I/O lines integrate a programmable pull-up resistor. Programming of this pull-up resistor is performed independently for each I/O line through the GPIO Controllers. After reset, I/O lines default as inputs with pull-up resistors disabled, except when indicated otherwise in the column “Reset State” of the GPIO Controller multiplexing tables.

## 9. Memories

### 9.1 Embedded Memories

- **Internal High-Speed Flash**
  - 512 KBytes (AT32UC3A0512, AT32UC3A1512)
  - 256 KBytes (AT32UC3A0256, AT32UC3A1256)
  - 128 KBytes (AT32UC3A1128, AT32UC3A2128)
    - 0 Wait State Access at up to 33 MHz in Worst Case Conditions
    - 1 Wait State Access at up to 66 MHz in Worst Case Conditions
    - Pipelined Flash Architecture, allowing burst reads from sequential Flash locations, hiding penalty of 1 wait state access
    - Pipelined Flash Architecture typically reduces the cycle penalty of 1 wait state operation to only 15% compared to 0 wait state operation
    - 100 000 Write Cycles, 15-year Data Retention Capability
    - 4 ms Page Programming Time, 8 ms Chip Erase Time
    - Sector Lock Capabilities, Bootloader Protection, Security Bit
    - 32 Fuses, Erased During Chip Erase
    - User Page For Data To Be Preserved During Chip Erase
- **Internal High-Speed SRAM, Single-cycle access at full speed**
  - 64 KBytes (AT32UC3A0512, AT32UC3A0256, AT32UC3A1512, AT32UC3A1256)
  - 32KBytes (AT32UC3A1128)

### 9.2 Physical Memory Map

The system bus is implemented as a bus matrix. All system bus addresses are fixed, and they are never remapped in any way, not even in boot. Note that AVR32 UC CPU uses unsegmented translation, as described in the AVR32 Architecture Manual. The 32-bit physical address space is mapped as follows:

**Table 9-1.** AT32UC3A Physical Memory Map

| Device                  | Start Address | Size         |              |              |              |              |              |
|-------------------------|---------------|--------------|--------------|--------------|--------------|--------------|--------------|
|                         |               | AT32UC3A0512 | AT32UC3A1512 | AT32UC3A0256 | AT32UC3A1256 | AT32UC3A0128 | AT32UC3A1128 |
| Embedded SRAM           | 0x0000_0000   | 64 Kbyte     | 64 Kbyte     | 64 Kbyte     | 64 Kbyte     | 32 Kbyte     | 32 Kbyte     |
| Embedded Flash          | 0x8000_0000   | 512 Kbyte    | 512 Kbyte    | 256 Kbyte    | 256 Kbyte    | 128 Kbyte    | 128 Kbyte    |
| EBI SRAM CS0            | 0xC000_0000   | 16 Mbyte     | -            | 16 Mbyte     | -            | 16 Mbyte     | -            |
| EBI SRAM CS2            | 0xC800_0000   | 16 Mbyte     | -            | 16 Mbyte     | -            | 16 Mbyte     | -            |
| EBI SRAM CS3            | 0xCC00_0000   | 16 Mbyte     | -            | 16 Mbyte     | -            | 16 Mbyte     | -            |
| EBI SRAM CS1 /SDRAM CS0 | 0xD000_0000   | 128 Mbyte    | -            | 128 Mbyte    | -            | 128 Mbyte    | -            |
| USB Configuration       | 0xE000_0000   | 64 Kbyte     | 64 Kbyte     | 64 Kbyte     | 64 Kbyte     | 64 Kbyte     | 64 Kbyte     |
| HSB-PB Bridge A         | 0xFFFFE_0000  | 64 Kbyte     | 64 Kbyte     | 64 Kbyte     | 64 Kbyte     | 64 Kbyte     | 64 Kbyte     |
| HSB-PB Bridge B         | 0xFFFFF_0000  | 64 Kbyte     | 64 Kbyte     | 64 kByte     | 64 kByte     | 64 Kbyte     | 64 Kbyte     |

**Table 9-2.** Flash Memory Parameters

| Part Number  | Flash Size<br>(FLASH_PW) | Number of pages<br>(FLASH_P) | Page size<br>(FLASH_W) | General Purpose<br>Fuse bits<br>(FLASH_F) |
|--------------|--------------------------|------------------------------|------------------------|---|
| AT32UC3A0512 | 512 Kbytes               | 1024                         | 128 words              | 32 fuses                                  |
| AT32UC3A1512 | 512 Kbytes               | 1024                         | 128 words              | 32 fuses                                  |
| AT32UC3A0256 | 256 Kbytes               | 512                          | 128 words              | 32 fuses                                  |
| AT32UC3A1256 | 256 Kbytes               | 512                          | 128 words              | 32 fuses                                  |
| AT32UC3A1128 | 128 Kbytes               | 256                          | 128 words              | 32 fuses                                  |
| AT32UC3A0128 | 128 Kbytes               | 256                          | 128 words              | 32 fuses                                  |

## 9.3 Bus Matrix Connections

Accesses to unused areas returns an error result to the master requesting such an access.

The bus matrix has the several masters and slaves. Each master has its own bus and its own decoder, thus allowing a different memory mapping per master. The master number in the table below can be used to index the HMATRIX control registers. For example, MCFG0 is associated with the CPU Data master interface.

**Table 9-3.** High Speed Bus masters


|          |                 |
|----------|-----------------|
| Master 0 | CPU Data        |
| Master 1 | CPU Instruction |
| Master 2 | CPU SAB         |
| Master 3 | PDCA            |
| Master 4 | MACB DMA        |
| Master 5 | USBB DMA        |

Each slave has its own arbiter, thus allowing a different arbitration per slave. The slave number in the table below can be used to index the HMATRIX control registers. For example, SCFG3 is associated with the Internal SRAM Slave Interface.

**Table 9-4.** High Speed Bus slaves

|         |                 |
|---------|-----------------|
| Slave 0 | Internal Flash  |
| Slave 1 | HSB-PB Bridge 0 |
| Slave 2 | HSB-PB Bridge 1 |
| Slave 3 | Internal SRAM   |
| Slave 4 | USBB DPRAM      |
| Slave 5 | EBI             |

Figure 9-1. HMatrix Master / Slave Connections





## 10. Peripherals

### 10.1 Peripheral address map

**Table 10-1.** Peripheral Address Mapping

| Address    | Peripheral Name  | Bus |
|------------|--|-----|
| 0xE0000000 | USBB<br>USBB Slave Interface - USBB  | HSB |
| 0xFFFE0000 | USBB<br>USBB Configuration Interface - USBB                                | PBB |
| 0xFFFE1000 | HMATRIX<br>HMATRIX Configuration Interface - HMATRIX                       | PBB |
| 0xFFFE1400 | FLASHC<br>Flash Controller - FLASHC  | PBB |
| 0xFFFE1800 | MACB<br>MACB Configuration Interface - MACB                                | PBB |
| 0xFFFE1C00 | SMC<br>Static Memory Controller Configuration Interface - SMC              | PBB |
| 0xFFFE2000 | SDRAMC<br>SDRAM Controller Configuration Interface - SDRAMC                | PBB |
| 0xFFFF0000 | PDCA<br>Peripheral DMA Interface - PDCA                                    | PBA |
| 0xFFFF0800 | INTC<br>Interrupt Controller Interface - INTC                              | PBA |
| 0xFFFF0C00 | PM<br>Power Manager - PM   | PBA |
| 0xFFFF0D00 | RTC<br>Real Time Clock - RTC   | PBA |
| 0xFFFF0D30 | WDT<br>WatchDog Timer - WDT  | PBA |
| 0xFFFF0D80 | EIC<br>External Interrupt Controller - EIC                                 | PBA |
| 0xFFFF1000 | GPIO<br>General Purpose IO Controller - GPIO                               | PBA |
| 0xFFFF1400 | USART0<br>Universal Synchronous Asynchronous Receiver Transmitter - USART0 | PBA |
| 0xFFFF1800 | USART1<br>Universal Synchronous Asynchronous Receiver Transmitter - USART1 | PBA |

**Table 10-1.** Peripheral Address Mapping (Continued)

| Address    | Peripheral Name  | Bus |
|------------|--|-----|
| 0xFFFF1C00 | USART2<br>Universal Synchronous Asynchronous Receiver Transmitter - USART2 | PBA |
| 0xFFFF2000 | USART3<br>Universal Synchronous Asynchronous Receiver Transmitter - USART3 | PBA |
| 0xFFFF2400 | SPI0<br>Serial Peripheral Interface - SPI0                                 | PBA |
| 0xFFFF2800 | SPI1<br>Serial Peripheral Interface - SPI1                                 | PBA |
| 0xFFFF2C00 | TWI<br>Two Wire Interface - TWI  | PBA |
| 0xFFFF3000 | PWM<br>Pulse Width Modulation Controller - PWM                             | PBA |
| 0xFFFF3400 | SSC<br>Synchronous Serial Controller - SSC                                 | PBA |
| 0xFFFF3800 | TC<br>Timer/Counter - TC   | PBA |
| 0xFFFF3C00 | ADC<br>Analog To Digital Converter - ADC                                   | PBA |

## 10.2 CPU Local Bus Mapping

Some of the registers in the GPIO module are mapped onto the CPU local bus, in addition to being mapped on the Peripheral Bus. These registers can therefore be reached both by accesses on the Peripheral Bus, and by accesses on the local bus.

Mapping these registers on the local bus allows cycle-deterministic toggling of GPIO pins since the CPU and GPIO are the only modules connected to this bus. Also, since the local bus runs at CPU speed, one write or read operation can be performed per clock cycle to the local bus-mapped GPIO registers.