



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Features

- AVR® 8-bit RISC Microcontroller with 83 ns Instruction Cycle Time
- USB Hub with One Attached and Two External Ports
- USB Keyboard Function with Three Programmable Endpoints
- 16 KB Program Memory, 512 Bytes Data SRAM
- 32 x 8 General-purpose Working Registers
- 32 Programmable I/O Port Pins
- Support for 18 x 8 Keyboard Matrix
- Keyboard Scan Inputs with Pull-up Resistor
- Four LED Driver Outputs
- One 8-bit Timer/Counter with Separate Pre-scaler
- External and Internal Interrupt Sources
- Programmable Watchdog Timer
- 6 MHz Oscillator with On-chip PLL
- 5V Operation with On-chip 3.3V Power Supply
- 48-lead LQFP Package

Description

The Atmel AT43USB326 is an 8-bit microcontroller based on the AVR RISC architecture. By executing powerful instructions in a single clock cycle, the AT43USB326 achieves throughputs approaching 12 MIPS. The AVR core combines a rich instruction set with 32 general-purpose working registers. All 32 registers are directly connected to the ALU allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

Furthermore, the AT43USB326 features an on-chip 16-Kbyte program memory and 512 bytes of data memory. It is supported by a standard set of peripherals such as timer/counter modules, watchdog timer and internal and external interrupt sources. The major peripheral included in the AT43USB326 is the USB Hub with an embedded keyboard controller function.




Multimedia USB Keyboard Controller with Embedded Hub

AT43USB326



Pin Configuration

Figure 1. AT43USB326 48-lead LQFP



Pin Assignment


| Pin# | Signal | Type |
|------|-----------|---------------------|
| 1 | TEST | Input |
| 2 | VSS1 | Power Supply/Ground |
| 3 | LFT | Output |
| 4 | XTAL1 | Input |
| 5 | XTAL2 | Output |
| 6 | CEXT1 | Power Supply/Ground |
| 7 | VCC | Power Supply/Ground |
| 8 | PE4 | Bi-directional |
| 9 | PE5 | Bi-directional |
| 10 | PE6 | Bi-directional |
| 11 | PE7 | Bi-directional |
| 12 | PE1/COL17 | Bi-directional |
| 13 | PE0/COL16 | Bi-directional |
| 14 | PB7/COL15 | Bi-directional |
| 15 | PB6/COL14 | Bi-directional |
| 16 | PB5/COL13 | Bi-directional |
| 17 | PB4/COL12 | Bi-directional |
| 18 | PB3/COL11 | Bi-directional |
| 19 | PB2/COL10 | Bi-directional |
| 20 | PB1/COL9 | Bi-directional |
| 21 | PB0/COL8 | Bi-directional |
| 22 | PA7/COL7 | Bi-directional |
| 23 | PA6/COL6 | Bi-directional |
| 24 | PA5/COL5 | Bi-directional |

| Pin# | Signal | Type |
|------|----------|---------------------|
| 25 | PA4/CL4 | Bi-directional |
| 26 | PA3/CL3 | Bi-directional |
| 27 | PA2/CL2 | Bi-directional |
| 28 | PA1/CL1 | Bi-directional |
| 29 | PA0/CL0 | Bi-directional |
| 30 | PC7/ROW7 | Bi-directional |
| 31 | PC6/ROW6 | Bi-directional |
| 32 | PC5/ROW5 | Bi-directional |
| 33 | PC4/ROW4 | Bi-directional |
| 34 | PC3/ROW3 | Bi-directional |
| 35 | PC2/ROW2 | Bi-directional |
| 36 | PC1/ROW1 | Bi-directional |
| 37 | PC0/ROW0 | Bi-directional |
| 38 | PD0 | Bi-directional |
| 39 | PD1 | Bi-directional |
| 40 | VSS2 | Power Supply/Ground |
| 41 | CEXT2 | Power Supply/Ground |
| 42 | DP3 | Bi-directional |
| 43 | DM3 | Bi-directional |
| 44 | DP2 | Bi-directional |
| 45 | DM2 | Bi-directional |
| 46 | DP0 | Bi-directional |
| 47 | DM0 | Bi-directional |
| 48 | RESETN | Bi-directional |

Signal Description

| Name | Type | Function |
|---------------------|---------------------|---|
| V _{CC} | Power Supply/Ground | 5V Digital Power Supply |
| V _{SS1, 2} | Power Supply/Ground | Ground |
| CEXT1, 2 | Power Supply/Ground | External Capacitors for Power Supplies – High quality 2.2 µF capacitors must be connected to CEXT1 and 2 for proper operation of the chip. |
| XTAL1 | Input | Oscillator Input – Input to the inverting oscillator amplifier. |
| XTAL2 | Output | Oscillator Output – Output of the inverting oscillator amplifier. |
| LFT | Input | PLL Filter – For proper operation of the PLL, this pin should be connected through a 0.01 µF capacitor in parallel with a 100Ω resistor in series with a 0.1 µF capacitor to ground (VSS). Both capacitors must be high quality ceramic. |
| DPO | Bi-directional | Upstream Plus USB I/O – This pin should be connected to CEXT1 through an external 1.5 kΩ. |
| DMO | Bi-directional | Upstream Minus USB I/O |
| DP[2,3] | Bi-directional | Downstream Plus USB I/O – Each of these pins should be connected to VSS through an external 15 kΩ resistor. DP[2,3] and DM[2,3] are the differential signal pin pairs to connect downstream USB devices. |
| DM[2,3] | Bi-directional | Downstream Minus USB I/O – Each of these pins should be connected to VSS through an external 15 kΩ resistor. |
| PA[0:7] | Bi-directional | Port A[0:7] – Bi-directional 8-bit I/O port with controlled slew rate. These pins are used as eight of the keyboard matrix column output strobes. PA[0:7] = COL[0:7]. |
| PB[0:7] | Bi-directional | Port B[0:7] – Bi-directional 8-bit I/O port controlled slew rate. These pins are used as the eight of the keyboard matrix column output strobes: PB[0:7] = COL[8:15]. |
| PC[0:7] | Bi-directional | Port C[0:7] – Bi-directional 8-bit I/O port with internal pull-ups. These pins are used as keyboard matrix row input signals. PC[0:7] = ROW [0:7]. |
| PD[0:1] | Bi-directional | Port D[0:1] – Bi-directional I/O ports. |
| PE[0:1] | Bi-directional | Port E[0:1] – Bi-directional I/O port with controlled slew rate which can be used as two additional keyboard column output strobes, COL 16, 17. |
| PE[4:7] | Bi-directional | PE[4:7] have built-in series limiting resistors and can be used to drive LEDs directly. |
| TEST | Input | Test Pin – This pin should be tied to ground. |
| RESETN | Input | Reset – Active Low. |

Figure 2. The AT43USB326 Enhanced RISC Architecture with USB Keyboard Controller and Hub





Architectural Overview

The AT43USB326 is a USB microcontroller with special peripherals for use as a programmable keyboard controller.

The peripherals and features of the AT43USB326 microcontroller are similar to those of the AT90S8515, with the exception of the following modifications:

- A masked ROM for program memory
- No EEPROM
- No external data memory accesses
- No UART
- No SPI
- No 16-bit timer/counter
- Idle mode not supported
- USB Hub with attached function

The embedded USB hardware of the AT43USB326 is a compound device, consisting of a 3 port hub with a permanently attached function on one port. The hub and attached function are two independent USB devices, each having its own device addresses and control endpoints. The hub has its dedicated interrupt endpoint, while the USB function has two additional programmable endpoints with 8-byte FIFOs.

The microcontroller always runs from a 12 MHz clock that is generated by the USB hardware. While the nominal and average period of this clock is 83.3 ns, it may have single cycles that deviate by ± 20.8 ns during a phase adjustment by the SIE's clock/data separator of the USB hardware.

The microcontroller shares most of the control and status registers of the megaAVR Microcontroller Family. The registers for managing the USB operations are mapped into its SRAM space. The I/O section on page 14 summarizes the available I/O registers. The "AVR Register Set" on page 34 covers the AVR registers. Please refer to the Atmel AVR manual for more information.

The fast-access register file contains 32 x 8-bit general-purpose working registers with a single clock cycle access time. This means that during one single clock cycle, one Arithmetic Logic Unit (ALU) operation is executed. Two operands are output from the register file, the operation is executed, and the result is stored back in the register file – in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing - enabling efficient address calculations. One of the three address pointers is also used as the address pointer for look-up tables in program memory. These added function registers are the 16-bit X-, Y- and Z-registers.

The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single register operations are also executed in the ALU. Figure 2 on page 5 shows the AT43USB326 AVR Enhanced RISC microcontroller architecture.

In addition to the register operation, the conventional memory addressing modes can be used on the register file as well. This is enabled by the fact that the register file is assigned the 32 lowest Data Space addresses (\$00 - \$1 F), allowing them to be accessed as though they were ordinary memory locations.

The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, Timer/Counters, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the register file, \$20 - \$5F.

The AVR uses a Harvard architecture concept – with separate memories and buses for program and data. The program memory is executed with a single-level pipelining. While one

instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is a downloadable SRAM or a mask programmed ROM.

With the relative jump and call instructions, the whole 24K address space is directly accessed. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

During interrupts and subroutine calls, the return address Program Counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently, the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the Stack Pointer (SP) in the reset routine (before subroutines or interrupts are executed). The 10-bit SP is read/write accessible in the I/O space.

The 1-Kbyte data SRAM can be easily accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps. A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All interrupts have a separate interrupt vector in the interrupt vector table at the beginning of the program memory. The interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.

The General-purpose Register File

Table 1. AVR CPU General-purpose Working Register

| Register | Address | Comment |
|----------|---------|----------------------|
| R0 | \$00 | |
| R1 | \$01 | |
| R2 | \$02 | |
| .. | | |
| R13 | \$0D | |
| R14 | \$0E | |
| R15 | \$0F | |
| R16 | \$10 | |
| R17 | \$11 | |
| .. | | |
| R26 | \$1A | X-register low byte |
| R27 | \$1B | X-register high byte |
| R28 | \$1C | Y-register low byte |
| R29 | \$1D | Y-register high byte |
| R30 | \$1E | Z-register low byte |
| R31 | \$1F | Z-register high byte |

All register operating instructions in the instruction set have direct and single cycle access to all registers. The only exception is the five constant arithmetic and logic instructions SBCI, SUBI, CPI, ANDI, and ORI between a constant and a register, and the LDI instruction for load




immediate constant data. These instructions apply to the second half of the registers in the register file – R16..R31. The general SBC, SUB, CP, AND, and OR and all other operations between two registers or on a single register apply to the entire register file.

As shown in Table 1, each register is also assigned a data memory address, mapping them directly into the first 32 locations of the user Data Space. Although not being physically implemented as SRAM locations, this memory organization provides great flexibility in access of the registers, as the X-, Y-, and Z-registers can be set to index any register in the file.

X-, Y- and Z-Registers

Registers R26..R31 contain some added functions to their general-purpose usage. These registers are address pointers for indirect addressing of the Data Space. The three indirect address registers X, Y, and Z are defined as:



In the different addressing modes these address registers have functions as fixed displacement, automatic increment and decrement (see the descriptions for the different instructions).

ALU – Arithmetic Logic Unit

The high-performance AVR ALU operates in direct connection with all 32 general-purpose working registers. Within a single clock cycle, ALU operations between registers in the register file are executed. The ALU operations are divided into three main categories – arithmetic, logical and bit-functions.

Program Memory

The AT43USB326 contains 16K bytes on-chip masked programmable ROM. Since all instructions are 16- or 32-bit words, the program memory is organized as 8K x 16. The AT43USB326 Program Counter (PC) is 13 bits wide, thus addressing the 8,192 program memory addresses.

Constant tables can be allocated within the entire program memory address space (see the LPM - Load Program Memory instruction description).

SRAM Data Memory

Table 3 summarizes how the AT43USB326 SRAM Memory is organized. The lower 608 Data Memory locations address the Register file, the I/O Memory and the internal data SRAM. The first 96 locations address the Register File + I/O Memory, and the next 512 locations address the internal data SRAM. The five different addressing modes for the data memory cover: Direct, Indirect with Displacement, Indirect, Indirect with Pre-decrement and Indirect with Post-increment. In the register file, registers R26 to R31 feature the indirect addressing pointer registers. Direct addressing reaches the entire data space.

The Indirect with Displacement mode features 63 address locations that reach from the base address given by the Y- or Z-register.

When using register indirect addressing modes with automatic pre-decrement and post-increment, the address registers X, Y, and Z are decremented and incremented.

The 32 general-purpose working registers, 64 I/O registers and the 512 bytes of internal data SRAM in the AT43USB326 are all accessible through these addressing modes.

To manage the USB hardware, a special set of registers is assigned. These registers are mapped to SRAM space between addresses \$1F00 and 1FFF. Table 3 and Table 4 give an overview of these registers.

Table 2. SRAM Organization

| Register File | | Data Address Space |
|---------------|--|--------------------|
| R0 | | \$0000 |
| R1 | | \$0001 |
| | | |
| R30 | | \$001E |
| R31 | | \$001F |

I/O Registers

| | | |
|------|--|--------|
| \$00 | | \$0020 |
| \$01 | | \$0021 |
| | | |
| \$3E | | \$005E |
| \$3F | | \$005F |

Internal SRAM

| |
|--------|
| \$0060 |
| \$0061 |
| |
| \$025E |
| \$045F |

USB Registers

| |
|--------|
| \$1F00 |
| |
| \$1FFE |
| \$1FFF |

Table 3. USB Hub and Function Registers

| Address | Name | Function |
|---------|-------------|---|
| \$1FFD | FRM_NUM_H | Frame Number High Register |
| \$1FFC | FRM_NUM_L | Frame Number Low Register |
| \$1FFB | GLB_STATE | Global State Register |
| \$1FFA | SPRSR | Suspend/Resume Register |
| \$1FF9 | SPRSIE | Suspend/Resume Interrupt Enable Register |
| \$1FF8 | SPRSMSK | Suspend/Resume Interrupt Mask Register |
| \$1FF7 | UISR | USB Interrupt Status Register |
| \$1FF6 | UIMSKR | USB Interrupt Mask Register |
| \$1FF5 | UIAR | USB Interrupt Acknowledge Register |
| \$1FF3 | UIER | USB Interrupt Enable Register |
| \$1FF2 | UOV CER | Overcurrent Detect Register |
| \$1FEF | HADDR | Hub Address Register |
| \$1FEE | FADDR | Function Address Register |
| \$1FE7 | HENDP0_CNTR | Hub Endpoint 0 Control Register |
| \$1FE5 | FENDP0_CNTR | Function Endpoint 0 Control Register |
| \$1FE4 | FENDP1_CNTR | Function Endpoint 1 Control Register |
| \$1FE3 | FENDP2_CNTR | Function Endpoint 2 Control Register |
| \$1FDF | HCSR0 | Hub Controller Endpoint 0 Service Routine Register |
| \$1FDD | FCSR0 | Function Controller Endpoint 0 Service Routine Register |
| \$1FDC | FCSR1 | Function Controller Endpoint 1 Service Routine Register |
| \$1FDB | FCSR2 | Function Controller Endpoint 2 Service Routine Register |
| \$1FD7 | HDR0 | Hub Endpoint 0 FIFO Data Register |
| \$1FD5 | FDR0 | Function Endpoint 0 FIFO Data Register |
| \$1FD4 | FDR1 | Function Endpoint 1 FIFO Data Register |
| \$1FD3 | FDR2 | Function Endpoint 2 FIFO Data Register |
| \$1FCF | HBYTE_CNT0 | Hub Endpoint 0 Byte Count Register |
| \$1FCD | FBYTE_CNT0 | Function Endpoint 0 Byte Count Register |
| \$1FCC | FBYTE_CNT1 | Function Endpoint 1 Byte Count Register |
| \$1FCB | FBYTE_CNT2 | Function Endpoint 2 Byte Count Register |
| \$1FC7 | HSTR | Hub Status Register |
| \$1FC5 | HPCON | Hub Port Control Register |
| \$1FBA | HPSTAT3 | Hub Port 3 Status Register |
| \$1FB9 | HPSTAT2 | Hub Port 2 Status Register |
| \$1FB8 | HPSTAT1 | Hub Port 1 Status Register |
| \$1FB2 | HPSCR3 | Hub Port 3 Status Change Register |



Table 3. USB Hub and Function Registers (Continued)

| Address | Name | Function |
|----------------|-------------|--|
| \$1FB1 | HPSCR2 | Hub Port 2 Status Change Register |
| \$1FB0 | HPSCR1 | Hub Port 1 Status Change Register |
| \$1FAA | PSTATE3 | Hub Port 3 Bus State Register |
| \$1FA9 | PSTATE2 | Hub Port 2 Bus State Register |
| \$1FA7 | HCAR0 | Hub Endpoint 0 Control and Acknowledge Register |
| \$1FA5 | FCAR0 | Function Endpoint 0 Control and Acknowledge Register |
| \$1FA4 | FCAR1 | Function Endpoint 1 Control and Acknowledge Register |
| \$1FA3 | FCAR2 | Function Endpoint 2 Control and Acknowledge Register |

Table 4. USB Hub and Function Registers

| Name | Address | Bit 7 | Bit 6 | Bit 5 | Bit 4 | Bit 3 | Bit 2 | Bit 1 | Bit 0 |
|-------------|---------|------------|-------------|-------------|-----------------|----------------|--------------|-------------------|-----------------|
| GLB_STATE | \$1FFB | – | KB INT EN | – | SUSP FLG | RESUME FLG | RMWUPE | CONFIG | HADD EN |
| SPRSR | \$1FFA | – | – | – | – | – | FRWUP | RSM | GLB SUSP |
| SPRSIE | \$1FF9 | – | – | – | – | – | FRWUP IE | RSM IE | GLB SUSP IE |
| SPRSMSK | \$1FF8 | – | – | – | – | – | FRWUP MSK | RSM MSK | GLB SUSP MSK |
| UISR | \$1FF7 | SOF INT | EOF2 INT | – | – | HEP0 INT | FEP2 INT | FEP1 INT | FEP0 INT |
| UIMSKR | \$1FF6 | SOF MSK | SOF2 MSK | – | – | HEP0 MSK | FEP2 MSK | FEP1 MSK | FEP0 MSK |
| UIAR | \$1FF5 | SOF INTACK | EOF2 INTACK | – | – | HEP0 INTACK | FEP2 INTACK | FEP1 INTACK | FEP0 INTACK |
| UIER | \$1FF3 | SOF IE | EOF2 IE | – | – | HEP0 IE | FEP2 IE | FEP1 IE | FEP0 IE |
| UOVCCR | \$1FF2 | – | – | – | – | – | OVC | – | – |
| HADDR | \$1FEF | SAEN | HADD6 | HADD5 | HADD4 | HADD3 | HADD2 | HADD1 | HADD0 |
| FADDR | \$1FEE | FEN | FADD6 | FADD5 | FADD4 | FADD3 | FADD2 | FADD1 | FADD0 |
| HENDP0_CNTR | \$1FE7 | EPEN | – | – | – | DTGLE | EPDIR | EPTYPE1 | EPTYPE0 |
| FENDP0_CNTR | \$1FE5 | EPEN | – | – | – | DTGLE | EPDIR | EPTYPE1 | EPTYPE0 |
| FENDP1_CNTR | \$1FE4 | EPEN | – | – | – | DTGLE | EPDIR | EPTYPE1 | EPTYPE0 |
| FENDP2_CNTR | \$1FE3 | EPEN | – | – | – | DTGLE | EPDIR | EPTYPE1 | EPTYPE0 |
| HCSR0 | \$1FDF | – | – | – | – | STALL SENT | RX SETUP | RX OUT PACKET | TX COMPLETE |
| FCSR0 | \$1FDD | – | – | – | – | STALL SENT | RX SETUP | RX OUT PACKET | TX COMPLETE |
| FCSR1 | \$1FDC | – | – | – | – | STALL SENT | RX SETUP | RX OUT PACKET | TX COMPLETE |
| FCSR2 | \$1FDB | – | – | – | – | STALL SENT | RX SETUP | RX OUT PACKET | TX COMPLETE |
| HDR0 | \$1FD7 | DATA7 | DATA6 | DATA5 | DATA4 | DATA3 | DATA2 | DATA1 | DATA0 |
| FDR0 | \$1FD5 | DATA7 | DATA6 | DATA5 | DATA4 | DATA3 | DATA2 | DATA1 | DATA0 |
| FDR1 | \$1FD4 | DATA7 | DATA6 | DATA5 | DATA4 | DATA3 | DATA2 | DATA1 | DATA0 |
| FDR2 | \$1FD3 | DATA7 | DATA6 | DATA5 | DATA4 | DATA3 | DATA2 | DATA1 | DATA0 |
| HBYTE_CNT0 | \$1FCF | – | – | BYTCT5 | BYTCT4 | BYTCT3 | BYTCT2 | BYTCT1 | BYTCT0 |
| FBYTE_CNT0 | \$1FCD | – | – | BYTCT5 | BYTCT4 | BYTCT3 | BYTCT2 | BYTCT1 | BYTCT0 |
| FBYTE_CNT1 | \$1FCC | – | – | BYTCT5 | BYTCT4 | BYTCT3 | BYTCT2 | BYTCT1 | BYTCT0 |
| FBYTE_CNT2 | \$1FCB | – | – | BYTCT5 | BYTCT4 | BYTCT3 | BYTCT2 | BYTCT1 | BYTCT0 |
| HSTR | \$1FC7 | – | – | – | – | OVLSC | LPSC | OVI | LPS |
| HPCON | \$1FC5 | – | HPCON2 | HPCON1 | HPCON0 | – | HPADD2 | HPADD1 | HPADD0 |
| HPSTAT3 | \$1FBA | – | LSP | PPSTAT | PRSTAT | POCI | PSSTAT | PESTAT | PCSTAT |
| HPSTAT2 | \$1FB9 | – | LSP | PPSTAT | PRSTAT | POCI | PSSTAT | PESTAT | PCSTAT |
| HPSTAT1 | \$1FB8 | – | LSP | PPSTAT | PRSTAT | POCI | PSSTAT | PESTAT | PCSTAT |
| HPSCR3 | \$1FB2 | – | – | – | RSTSC | POCIC | PSSC | PESC | PCSC |
| HPSCR2 | \$1FB1 | – | – | – | RSTSC | POCIC | PSSC | PESC | PCSC |
| HPSCR1 | \$1FB0 | – | – | – | RSTSC | POCIC | PSSC | PESC | PCSC |
| PSTATE3 | \$1FAA | – | – | – | – | – | – | DPSTATE | DMSTATE |
| PSTATE2 | \$1FA9 | – | – | – | – | – | – | DPSTATE | DMSTATE |
| HCAR0 | \$1FA7 | CTL DIR | DATA END | FORCE STALL | TX PACKET READY | STALL_SENT-ACK | RX_SETUP_ACK | RX_OUT_PACKET_ACK | TX_COMPLETE-ACK |
| FCAR0 | \$1FA5 | CTL DIR | DATA END | FORCE STALL | TX PACKET READY | STALL_SENT-ACK | RX_SETUP_ACK | RX_OUT_PACKET_ACK | TX_COMPLETE-ACK |
| FCAR1 | \$1FA4 | CTL DIR | DATA END | FORCE STALL | TX PACKET READY | STALL_SENT-ACK | RX_SETUP_ACK | RX_OUT_PACKET_ACK | TX_COMPLETE-ACK |
| FCAR2 | \$1FA3 | CTL DIR | DATA END | FORCE STALL | TX PACKET READY | STALL_SENT-ACK | RX_SETUP_ACK | RX_OUT_PACKET_ACK | TX_COMPLETE-ACK |





I/O Memory

The I/O space definition of the AT43USB326 is shown in the following table:

Table 5. I/O Memory Space

| I/O (SRAM) Address | Name | Function |
|--------------------|--------|---------------------------------------|
| \$3F (\$5F) | SREG | Status Register |
| \$3E (\$5E) | SPH | Stack Pointer High |
| \$3D (\$5D) | SPL | Stack Pointer Low |
| \$3B (\$5B) | GIMSK | General Interrupt Mask Register |
| \$3A (\$5A) | GIFR | General Interrupt Flag Register |
| \$39 (\$59) | TIMSK | Timer/Counter Interrupt Mask Register |
| \$38 (\$58) | TIFR | Timer/Counter Interrupt Mask Register |
| \$35 (\$55) | MCUCR | MCU General Control Register |
| \$33 (\$53) | TCCR0 | Timer/Counter0 Control Register |
| \$32 (\$52) | TCNT0 | Timer/Counter0 (8 bit) |
| \$21 (\$41) | WDTCSR | Watchdog Timer Counter Register |
| \$1B (\$4B) | PORTA | Data Register, Port A |
| \$1A (\$3A) | DDRA | Data Direction Register, Port A |
| \$19 (\$39) | PINA | Input Pins, Port A |
| \$18 (\$38) | PORTB | Data Register, Port B |
| \$17 (\$37) | DDRB | Data Direction Register, Port B |
| \$16 (\$36) | PINB | Input Pins, Port B |
| \$12 (\$32) | PORTD | Data Register, Port D |
| \$11 (\$31) | DDRD | Data Direction Register, Port D |
| \$10 (\$30) | PIND | Input Pins, Port D |
| \$03 (\$23) | PORTE | Data Register, Port E |
| \$02 (\$22) | DDRE | Data Direction Register, Port E |
| \$01 (\$21) | PINE | Input Pins, Port E |

All AT43USB326 I/O and peripherals, except for the USB hardware registers, are placed in the I/O space. The I/O locations are accessed by the IN and OUT instructions transferring data between the 32 general-purpose working registers and the I/O space. I/O registers within the address range \$00 – \$1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions. Refer to the instruction set documentations of the AVR for more details. When using the I/O specific commands, IN and OUT, the I/O address \$00 – \$3F must be used. When addressing I/O registers as SRAM, \$20 must be added to this address. All I/O register addresses throughout this document are shown with the SRAM address in parentheses.

For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.


USB Hub

A block diagram of the USB hardware of the AT43USB326 is shown in Figure 3. The USB hub of the AT43USB326 has 3 downstream ports. The embedded function is permanently attached to Port 1. Ports 2 and 3 are available as external ports. The actual number of ports used is strictly defined by the firmware of the AT43USB326 and can vary from 0 to 2. Because the exact configuration is defined by firmware, ports 2 and 3 may even function as permanently attached ports as long as the Hub Descriptor identifies them as such.

USB Function

The embedded USB function has its own device address and has a default endpoint plus 2 other programmable endpoints with their own 8-byte FIFOs. Endpoints 1 and 2 can be programmed as interrupt IN or OUT or bulk IN or OUT endpoints.

Figure 3. USB Hardware



Functional Description

On-chip Power Supply

The AT43USB326 contains two on-chip power supplies that generate 3.3V with a capacity of 30 mA each from the 5V power input. The on-chip power supplies are intended to supply the AT43USB326 internal circuit and the 1.5K pull-up resistor only and should not be used for other purposes. External 2.2 μ F filter capacitors are required at the power supply outputs, CEXT1 and CEXT2. The internal power supplies can be disabled as described in the next paragraph.

The user should be careful when the GPIO pins are required to supply high-load currents. If the application requires that the GPIO supply currents beyond the capability of the on-chip power supply, the AT43USB326 should be supplied by an external 3.3V power supply. In this case, the 5V V_{CC} power supply pin should be left unconnected and the 3.3V power supplied to the chip through the CEXT1 and CEXT2 pins.

I/O Pin Characteristics

The I/O pins of the AT43USB326 should not be directly connected to voltages less than V_{SS} or more than the voltage at the CEXT pins. If it is necessary to violate this rule, insert a series resistor between the I/O pin and the source of the external signal source that limits the current into the I/O pin to less than 2 mA. Under no circumstance should the external voltage exceed 5.5V. To do so will put the chip under excessive stress.

Oscillator and PLL


All clock signals required to operate the AT43USB326 are derived from an on-chip oscillator. To reduce EMI and power dissipation, the oscillator is designed to operate with a 6 MHz crystal. An on-chip PLL generates the high frequency for the clock/data separator of the Serial Interface Engine. In the suspended state, the oscillator circuitry is turned off.

The oscillator of the AT43USB326 is a special, low-drive type, designed to work with most crystals without any external components. The crystal must be of the parallel resonance type requiring a load capacitance of about 10 pF. If the crystal requires a higher value capacitance, external capacitors can be added to the two terminals of the crystal and ground to meet the required value. To assure quick start-up, a crystal with a high Q, or low ESR, should be used. To meet the USB hub frequency accuracy and stability requirements for hubs, the crystal should have an accuracy and stability of better than 100 PPM. The use of a ceramic resonator in place of the crystal is not recommended because a resonator would not have the necessary frequency accuracy and stability.

The clock can also be externally sourced. In this case, connect the clock source to the XTAL1 pin, while leaving XTAL2 pin floating. The switching level at the OSC1 pin can be as low as 0.47V and a CMOS device is required to drive this pin to maintain good noise margins at the low switching level.

For proper operation of the PLL, an external RC filter consisting of a series RC network of 100 Ω and 0.1 μ F in parallel with a 0.01 μ F capacitor must be connected from the LFT pin to V_{SS} . Use only high-quality ceramic capacitors.

Figure 4. Oscillator and PLL



Reset and Interrupt Handling

The AT43USB326 provides 12 different interrupt sources with 4 separate reset vectors, each with a separate program vector in the program memory space. Nine of the interrupt sources share 2 interrupt reset vectors. These nine are the USB related interrupts. All interrupts are assigned individual enable bits which must be set (one) together with the I-bit in the status register in order to enable the interrupt.

The lowest addresses in the program memory space are automatically defined as the Reset and Interrupt vectors. The complete list of vectors is shown in Table 6. The list also determines the priority levels of the different interrupts. The lower the address, the higher is the priority level. RESET has the highest priority, and next is INT0 – the USB Suspend and Resume Interrupt, etc.

Table 6. Reset and Interrupt Vectors


| Vector No. | Program Address | Source | Interrupt Definition |
|------------|-----------------|-------------|---|
| 1 | \$000 | RESET | External Reset, Power-on Reset and Watchdog Reset |
| 2 | \$002 | INT0 | USB Suspend and Resume |
| 8 | \$00E | TIMER0, OVF | Timer/Counter0 Overflow |
| 13 | \$018 | USB HW | USB Hardware |

The most typical and general program setup for the Reset and Interrupt Vector Addresses are:

| Address | Labels | Code | Comments |
|---------|--------|------------------------|---------------------------------|
| \$000 | | jmp RESET | ; Reset Handler |
| \$002 | | jmp EXT_INT0 | ; IRQ0 Handler |
| \$00E | | jmp TIM0_OVF | ; Timer0 Overflow Handler |
| \$018 | | jmp USB_HW | ; USB Handler |
| \$00d | MAIN: | ldi r16, high (RAMEND) | ; Main Program |
| start | | | |
| \$00e | | out SPH, r16 | |
| \$00f | | ldi r16, low (RAMEND) | |
| \$010 | | out SPL, r16 | |
| \$011 | | <instr> xxx | |
| ... | ... | ... | ... |

USB related interrupt events are routed to reset vectors 13 and 2 through a separate set of interrupt, interrupt enable and interrupt mask registers that are mapped to the data SRAM space. These interrupts must be enabled through their control register bits. In the event an interrupt is generated, the source of the interrupt is identified by reading the interrupt registers. The USB frame and transaction related interrupt events, such as Start of Frame interrupt, are grouped in one set of registers: USB Interrupt Flag Register, USB Interrupt Enable Register and USB Interrupt Mask Register. The USB Bus reset and suspend/resume are grouped in another set of registers: Suspend/Resume Register, Suspend/Resume Interrupt Enable Register and Suspend/Resume Interrupt Mask Register.

Figure 5. AT43USB326 Interrupt Structure



Reset Sources

The AT43USB326 has four sources of reset:

- **Power-on Reset** – The MCU is reset when the supply voltage is below the power-on reset threshold.
- **External Reset** – The MCU is reset when a low level is present on the RESET pin for more than 50 ns.
- **Watchdog Reset** – The MCU is reset when the watchdog timer period expires and the watchdog is enabled.
- **USB Reset** – The AT43USB326 has a feature to separate the USB and microcontroller resets. This feature is enabled by setting the BUS INT EN, bit 3 of the SPRSIE register. A USB bus reset is defined as a SE0 (single ended zero) of at least 4 slow speed USB clock cycles received by Port0. The internal reset pulse to the USB hardware and microcontroller lasts for 24 oscillator periods.
 - Resets not separated: A USB bus reset will also reset the microcontroller.
 - Separated reset: A USB bus reset will only reset the USB hardware, while an interrupt to the microcontroller will be generated if the BUS INT MSK bit, bit 3 of SPRSMSK register, is also set.

When the USB hardware is reset, the compound device is de-configured and has to be re-enumerated by the host. When the microcontroller is reset, all I/O registers are then set to their initial values, and the program starts execution from address \$000. The instruction placed in address \$000 must be a JMP instruction to the reset handling routine. If the program never enables an interrupt source, the interrupt vectors are not used, and regular program code can be placed at these locations. The circuit diagram in Figure 6 shows the reset logic. The user can select the start-up time according to typical oscillator start-up. The number of WDT oscillator cycles used for each time-out is shown in Table 7.

Figure 6. Reset Logic




Table 7. Number of Watchdog Oscillator Cycles

| FSTRT | Time-out at $V_{CC} = 5V$ | Number of WDT cycles |
|--------------|---------------------------|----------------------|
| Programmed | 1.1 ms | 1K |
| Unprogrammed | 16.0 ms | 16K |

Power-on Reset


A Power-on Reset (POR) circuit ensures that the device is reset from power-on. An internal timer clocked from the Watchdog timer oscillator prevents the MCU from starting until after a certain period after V_{CC} has reached the power-on threshold voltage, regardless of the V_{CC} rise time.

If the build-in start-up delay is sufficient, RESET can be connected to V_{CC} directly or via an external pull-up resistor. By holding the pin low for a period after V_{CC} has been applied, the Power-on Reset period can be extended.

External Reset

An external reset is generated by a low-level on the RESET pin. Reset pulses longer than 200 ns will generate a reset. Shorter pulses are not guaranteed to generate a reset. When the applied signal reaches the Reset Threshold Voltage - V_{RST} on its positive edge, the delay timer starts the MCU after the Time-out period t_{TOUT} has expired.


Figure 7. External Reset During Operation



Watchdog Timer Reset

When the watchdog times out, it will generate a short reset pulse of 1 XTAL cycle duration. On the falling edge of this pulse, the delay timer starts counting the Time-out period t_{TOUT} .

Figure 8. Watchdog Reset During Operation



Non-USB Related Interrupt Handling

The AT43USB326 has two non-USB 8-bit Interrupt Mask control registers; GIMSK (General Interrupt Mask Register) and TIMSK (Timer/Counter Interrupt Mask Register).

When an interrupt occurs, the Global Interrupt Enable I-bit is cleared (zero) and all interrupts are disabled. The user software can set (one) the I-bit to enable nested interrupts. The I-bit is set (one) when a Return from Interrupt instruction, RETI, is executed.

For Interrupts triggered by events that can remain static (e.g. the Output Compare register1 matching the value of Timer/Counter1) the interrupt flag is set when the event occurs. If the interrupt flag is cleared and the interrupt condition persists, the flag will not be set until the event occurs the next time.

When the Program Counter is vectored to the actual interrupt vector in order to execute the interrupt handling routine, hard-ware clears the corresponding flag that generated the interrupt. Some of the interrupt flags can also be cleared by writing a logic one to the flag bit position(s) to be cleared.

If an interrupt condition occurs when the corresponding interrupt enable bit is cleared (zero), the interrupt flag will be set and remembered until the interrupt is enabled, or the flag is cleared by software.

If one or more interrupt conditions occur when the global interrupt enable bit is cleared (zero), the corresponding interrupt flag(s) will be set and remembered until the global interrupt enable bit is set (one), and will be executed by order of priority.

Note that external level interrupt does not have a flag, and will only be remembered for as long as the interrupt condition is active.

General Interrupt Mask Register – GIMSK

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|---|------|---|---|---|---|---|---|-------|
| \$3B (\$5B) | – | INT0 | – | – | – | – | – | – | GIMSK |
| Read/Write | R | R/W | R | R | R | R | R | R | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

- **Bit 7 – Res: Reserved Bit**
- **Bit 6 – INT0: Interrupt Request 0 (Suspend/Resume Interrupt) Enable**

When the INT0 bit is set (one) and the I-bit in the Status Register (SREG) is set (one), the external pin interrupt is enabled. The Interrupt Sense Control0 bits 1/0 (ISC01 and ISC00) in the MCU general Control Register (MCUCR) defines whether the external interrupt is activated on rising or falling edge of the INT0 pin or level sensed. Activity on the pin will cause an interrupt request even if INT0 is configured as an output. The corresponding interrupt of Interrupt Request 0 is executed from program memory address \$002. See also “External Interrupts” on page 26.

- **Bits 5..0 – Res: Reserved Bits**

These bits are reserved bits in the AT43USB326 and always read as zero.

General Interrupt Flag Register – GIFR

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|---|--------|---|---|---|---|---|---|------|
| \$3A (\$5A) | – | INT F0 | – | – | – | – | – | – | GIFR |
| Read/Write | R | R/W | R | R | R | R | R | R | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

- **Bit 7 – Res: Reserved Bit**
- **Bit 6 – INTF0: Interrupt Flag0 (Suspend/Resume Interrupt Flag)**

When an event on the INT0 (that is, a USB event-related interrupt) triggers an interrupt request, INTF0 becomes set (one). If the I-bit in SREG and the INT0 bit in GIMSK are set (one), the MCU will jump to the interrupt vector at address \$002. The flag is cleared when the interrupt routine is executed. Alternatively, the flag can be cleared by writing a logical one to it.

- **Bits 5..0 – Res: Reserved Bits**

These bits are reserved bits in the AT43USB326 and always read as zero.

Timer/Counter Interrupt Mask Register – TIMSK

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|---|---|---|---|---|---|-------|---|-------|
| \$39 (\$59) | - | - | - | - | - | - | TOIE0 | - | TIMSK |
| Read/Write | R | R | R | R | R | R | R/W | R | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

- **Bit 7:2 – Res: Reserved Bits**

These bits are reserved bits in the AT43USB326 and always read zero.

- **Bit 1 – TOIE0: Timer/Counter0 Overflow Interrupt Enable**

When the TOIE0 bit is set (one) and the I-bit in the Status Register is set (one), the Timer/Counter0 Overflow interrupt is enabled. The corresponding interrupt (at vector \$007) is executed if an overflow in Timer/Counter0 occurs, i.e., when the TOV0 bit is set in the TIFR.

- **Bit 0 – Res: Reserved Bit**

This bit is a reserved bit in the AT43USB326 and always reads zero.

Timer/Counter Interrupt Flag Register – TIFR

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | |
|---------------|---|---|---|---|---|---|------|---|------|
| \$38 (\$58) | - | - | - | - | - | - | TOV0 | - | TIFR |
| Read/Write | R | R | R | R | R | R | R/W | R | |
| Initial Value | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | |

- **Bit 7:2 – Res: Reserved Bits**

These bits are reserved bits in the AT43USB326 and always read zero.

- **Bit 1 – TOV: Timer/Counter0 Overflow Flag**

The bit TOV0 is set (one) when an overflow occurs in Timer/Counter0. TOV0 is cleared by the hardware when executing the corresponding interrupt handling vector. Alternatively, TOV0 is cleared by writing a logic one to the flag. When the SREG I- bit, and TOIE0 (Timer/Counter0 Overflow Interrupt Enable), and TOV0 are set (one), the Timer/Counter0 Overflow interrupt is executed.

- **Bit 0 – Res: Reserved Bit**

This bit is a reserved bit in the AT43USB326 and always reads zero.