

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# **ARM-based Flash MCU**

### SAM7X512 / SAM7X256 / SAM7X128

**DATASHEET** 

# **Description**

The Atmel SAM7X512/256/128 is a highly-integrated Flash microcontroller based on the 32-bit ARM® RISC processor. It features 512/256/128 Kbytes of high-speed Flash and 128/64/32 Kbytes of SRAM, a large set of peripherals, including an 802.3 Ethernet MAC, and a CAN controller. A complete set of system functions minimizes the number of external components.

The embedded Flash memory can be programmed in-system via the JTAG-ICE interface or via a parallel interface on a production programmer prior to mounting. Built-in lock bits and a security bit protect the firmware from accidental overwrite and preserve its confidentiality.

The SAM7X512/256/128 system controller includes a reset controller capable of managing the power-on sequence of the microcontroller and the complete system. Correct device operation can be monitored by a built-in brownout detector and a watchdog running off an integrated RC oscillator.

By combining the ARM7TDMI<sup>®</sup> processor with on-chip Flash and SRAM, and a wide range of peripheral functions, including USART, SPI, CAN controller, Ethernet MAC, Timer Counter, RTT and analog-to-digital converters on a monolithic chip, the SAM7X512/256/128 is a powerful device that provides a flexible, cost-effective solution to many embedded control applications requiring communication over Ethernet, wired CAN and ZigBee<sup>®</sup> wireless networks.

### **Features**

- Incorporates the ARM7TDMI ARM Thumb<sup>®</sup> Processor
  - High-performance 32-bit RISC Architecture
  - High-density 16-bit Instruction Set
    - Leader in MIPS/Watt
  - EmbeddedICE<sup>™</sup> In-circuit Emulation, Debug Communication Channel Support
- Internal High-speed Flash
  - 512 Kbytes (SAM7X512) Organized in Two Banks of 1024 Pages of 256 Bytes (Dual Plane)
  - 256 Kbytes (SAM7X256) Organized in 1024 Pages of 256 Bytes (Single Plane)
  - 128 Kbytes (SAM7X128) Organized in 512 Pages of 256 Bytes (Single Plane)
    - Single Cycle Access at Up to 30 MHz in Worst Case Conditions
    - Prefetch Buffer Optimizing Thumb Instruction Execution at Maximum Speed
    - Page Programming Time: 6 ms, Including Page Auto-erase,
       Full Erase Time: 15 ms
    - 10,000 Write Cycles, 10-year Data Retention Capability, Sector Lock Capabilities, Flash Security Bit
    - Fast Flash Programming Interface for High Volume Production
- Internal High-speed SRAM, Single-cycle Access at Maximum Speed
  - 128 Kbytes (SAM7X512)
  - 64 Kbytes (SAM7X256)
  - 32 Kbytes (SAM7X128)
- Memory Controller (MC)
  - Embedded Flash Controller, Abort Status and Misalignment Detection
- Reset Controller (RSTC)
  - Based on Power-on Reset Cells and Low-power Factory-calibrated Brownout Detector
  - Provides External Reset Signal Shaping and Reset Source Status
- Clock Generator (CKGR)
  - Low-power RC Oscillator, 3 to 20 MHz On-chip Oscillator and one PLL
- Power Management Controller (PMC)
  - Power Optimization Capabilities, Including Slow Clock Mode (Down to 500 Hz) and Idle Mode
  - Four Programmable External Clock Signals
- Advanced Interrupt Controller (AIC)
  - Individually Maskable, Eight-level Priority, Vectored Interrupt Sources
  - Two External Interrupt Sources and One Fast Interrupt Source, Spurious Interrupt Protected
- Debug Unit (DBGU)
  - 2-wire UART and Support for Debug Communication Channel interrupt, Programmable ICE Access Prevention
  - Mode for General Purpose 2-wire UART Serial Communication
- Periodic Interval Timer (PIT)
  - 20-bit Programmable Counter plus 12-bit Interval Counter
- Windowed Watchdog (WDT)
  - 12-bit key-protected Programmable Counter
  - Provides Reset or Interrupt Signals to the System
  - Counter May Be Stopped While the Processor is in Debug State or in Idle Mode
- Real-time Timer (RTT)
  - 32-bit Free-running Counter with Alarm
  - Runs Off the Internal RC Oscillator
- Two Parallel Input/Output Controllers (PIO)
  - Sixty-two Programmable I/O Lines Multiplexed with up to Two Peripheral I/Os
  - Input Change Interrupt Capability on Each I/O Line



- Individually Programmable Open-drain, Pull-up Resistor and Synchronous Output
- Thirteen Peripheral DMA Controller (PDC) Channels
- One USB 2.0 Full Speed (12 Mbits per second) Device Port
  - On-chip Transceiver, 1352-byte Configurable Integrated FIFOs
- One Ethernet MAC 10/100 base-T
  - Media Independent Interface (MII) or Reduced Media Independent Interface (RMII)
  - Integrated 28-byte FIFOs and Dedicated DMA Channels for Transmit and Receive
- One Part 2.0A and Part 2.0B Compliant CAN Controller
  - Eight Fully-programmable Message Object Mailboxes, 16-bit Time Stamp Counter
- One Synchronous Serial Controller (SSC)
  - Independent Clock and Frame Sync Signals for Each Receiver and Transmitter
  - I2S Analog Interface Support, Time Division Multiplex Support
  - High-speed Continuous Data Stream Capabilities with 32-bit Data Transfer
- Two Universal Synchronous/Asynchronous Receiver Transmitters (USART)
  - Individual Baud Rate Generator, IrDA® Infrared Modulation/Demodulation
  - Support for ISO7816 T0/T1 Smart Card, Hardware Handshaking, RS485 Support
  - Full Modem Line Support on USART1
- Two Master/Slave Serial Peripheral Interfaces (SPI)
  - 8- to 16-bit Programmable Data Length, Four External Peripheral Chip Selects
- One Three-channel 16-bit Timer/Counter (TC)
  - Three External Clock Inputs, Two Multi-purpose I/O Pins per Channel
  - Double PWM Generation, Capture/Waveform Mode, Up/Down Capability
- One Four-channel 16-bit Power Width Modulation Controller (PWMC)
- One Two-wire Interface (TWI)
  - Master Mode Support Only, All Two-wire Atmel EEPROMs and I<sup>2</sup>C Compatible Devices Supported
- One 8-channel 10-bit Analog-to-Digital Converter, Four Channels Multiplexed with Digital I/Os
- SAM-BA<sup>®</sup> Boot Assistance
  - Default Boot program
  - Interface with SAM-BA Graphic User Interface
- IEEE<sup>®</sup> 1149.1 JTAG Boundary Scan on All Digital Pins
- 5V-tolerant I/Os, Including Four High-current Drive I/O lines, Up to 16 mA Each
- Power Supplies
  - Embedded 1.8V Regulator, Drawing up to 100 mA for the Core and External Components
  - 3.3V VDDIO I/O Lines Power Supply, Independent 3.3V VDDFLASH Flash Power Supply
  - 1.8V VDDCORE Core Power Supply with Brownout Detector
- Fully Static Operation: Up to 55 MHz at 1.65V and 85°C Worst Case Conditions
- Available in 100-lead LQFP Green and 100-ball TFBGA Green Packages



# 1. Configuration Summary of the SAM7X512/256/128

The SAM7X512, SAM7X256 and SAM7X128 differ only in memory sizes. Table 1-1 summarizes the configurations of the three devices.


Table 1-1. Configuration Summary

| Device   | Flash      | Flash Organization | SRAM       |
|----------|------------|--------------------|------------|
| SAM7X512 | 512 Kbytes | Dual-plane         | 128 Kbytes |
| SAM7X256 | 256 Kbytes | Single-plane       | 64 Kbytes  |
| SAM7X128 | 128 Kbytes | Single-plane       | 32 Kbytes  |



# 2. SAM7X512/256/128 Block Diagram

Figure 2-1. SAM7X512/256/128 Block Diagram





# 3. Signal Description

Table 3-1. Signal Description List

| Signal Name | Function                                       | Туре           | Active<br>Level | Comments                               |
|-------------|--|----------------|-----------------|--|
|             | Po   | wer            | J.              |  |
| VDDIN       | Voltage Regulator and ADC Power Supply Input   | Power          |                 | 3V to 3.6V                             |
| VDDOUT      | Voltage Regulator Output                       | Power          |                 | 1.85V                                  |
| VDDFLASH    | Flash and USB Power Supply                     | Power          |                 | 3V to 3.6V                             |
| /DDIO       | I/O Lines Power Supply                         | Power          |                 | 3V to 3.6V                             |
| VDDCORE     | Core Power Supply                              | Power          |                 | 1.65V to 1.95V                         |
| /DDPLL      | PLL  | Power          |                 | 1.65V to 1.95V                         |
| GND         | Ground   | Ground         |                 |  |
|             | Clocks, Oscill                                 | ators and PLLs |                 |  |
| KIN         | Main Oscillator Input                          | Input          |                 |  |
| OUT         | Main Oscillator Output                         | Output         |                 |  |
| PLLRC       | PLL Filter                                     | Input          |                 |  |
| PCK0 - PCK3 | Programmable Clock Output                      | Output         |                 |  |
|             | -  | d JTAG         | L               |  |
| ГСК         | Test Clock                                     | Input          |                 | No pull-up resistor                    |
| ΓDI         | Test Data In                                   | Input          |                 | No pull-up resistor                    |
| ΓDO         | Test Data Out                                  | Output         |                 |  |
| TMS         | Test Mode Select                               | Input          |                 | No pull-up resistor                    |
| JTAGSEL     | JTAG Selection                                 | Input          |                 | Pull-down resistor <sup>(1)</sup>      |
|             |  | Memory         |                 |  |
| ERASE       | Flash and NVM Configuration Bits Erase Command | •              | High            | Pull-down resistor <sup>(1)</sup>      |
|             | Rese   | et/Test        |                 |  |
| NRST        | Microcontroller Reset                          | I/O            | Low             | Pull-up resistor, Open Drain<br>Output |
| TST         | Test Mode Select                               | Input          | High            | Pull-down resistor <sup>(1)</sup>      |
|             | Debu   | ıg Unit        |                 |  |
| DRXD        | Debug Receive Data                             | Input          |                 |  |
| DTXD        | Debug Transmit Data                            | Output         |                 |  |
|             | A  | IC             |                 |  |
| RQ0 - IRQ1  | External Interrupt Inputs                      | Input          |                 |  |
| FIQ         | Fast Interrupt Input                           | Input          |                 |  |
|             |  | PIO            |                 |  |
| PA0 - PA30  | Parallel IO Controller A                       | I/O            |                 | Pulled-up input at reset               |
| PB0 - PB30  | Parallel IO Controller B                       | I/O            |                 | Pulled-up input at reset               |
|             |  | vice Port      | L               |  |
| DDM         | USB Device Port Data -                         | Analog         |                 |  |
| DDP         | USB Device Port Data +                         | Analog         |                 |  |
|             |  | ART            |                 |  |
| SCK0 - SCK1 | Serial Clock                                   | I/O            |                 |  |
| TXD0 - TXD1 | Transmit Data                                  | I/O            |                 |  |
| RXD0 - RXD1 | Receive Data                                   | Input          |                 |  |
| RTS0 - RTS1 | Request To Send                                | Output         |                 |  |
| CTS0 - CTS1 | Clear To Send                                  | Input          |                 |  |
| 2.30 3.01   | 5.00. 10 001.0                                 | pat            |                 |  |



Table 3-1. Signal Description List (Continued)

| Signal Name            | Function                           | Time                | Active<br>Level | Comments                          |
|------------------------|------------------------------------|---------------------|-----------------|-----------------------------------|
| DTR1                   | Data Terminal Ready                | Type<br>Output      | Level           | Comments                          |
| DSR1                   | Data Set Ready                     | Input               |                 |                                   |
| RI1                    | Ring Indicator                     | Input               |                 |                                   |
| nii                    | _                                  | Serial Controller   |                 |                                   |
| TD                     | Transmit Data                      | Output              |                 |                                   |
| RD                     | Receive Data                       | Input               |                 |                                   |
| TK                     | Transmit Clock                     | I/O                 |                 |                                   |
| RK                     | Receive Clock                      | I/O                 |                 |                                   |
| TF                     | Transmit Frame Sync                | I/O                 |                 |                                   |
| RF                     | Receive Frame Sync                 | I/O                 |                 |                                   |
|                        | -                                  | /Counter            |                 |                                   |
| TCLK0 - TCLK2          | External Clock Inputs              | Input               |                 |                                   |
| TIOA0 - TIOA2          | I/O Line A                         | I/O                 |                 |                                   |
| TIOB0 - TIOB2          | I/O Line B                         | I/O                 |                 |                                   |
|                        | PWM C                              | Controller          | I               |                                   |
| PWM0 - PWM3            | PWM Channels                       | Output              |                 |                                   |
|                        | Serial Peripher                    | al Interface - SPIx | (               |                                   |
| SPIx_MISO              | Master In Slave Out                | I/O                 |                 |                                   |
| SPIx_MOSI              | Master Out Slave In                | I/O                 |                 |                                   |
| SPIx_SPCK              | SPI Serial Clock                   | I/O                 |                 |                                   |
| SPIx_NPCS0             | SPI Peripheral Chip Select 0       | I/O                 | Low             |                                   |
| SPIx_NPCS1-NPCS3       | SPI Peripheral Chip Select 1 to 3  | Output              | Low             |                                   |
|                        |                                    | e Interface         |                 |                                   |
| TWD                    | Two-wire Serial Data               | I/O                 |                 |                                   |
| TWCK                   | Two-wire Serial Clock              | I/O                 |                 |                                   |
|                        | _                                  | gital Converter     |                 |                                   |
| AD0-AD3                | Analog Inputs                      | Analog              |                 | Digital pulled-up inputs at reset |
| AD4-AD7                | Analog Inputs                      | Analog              |                 | Analog Inputs                     |
| ADTRG                  | ADC Trigger                        | Input               |                 |                                   |
| ADVREF                 | ADC Reference                      | Analog              |                 |                                   |
| DOMENIO DOMENIA        | _                                  | ramming Interfac    | e               |                                   |
| PGMEN0-PGMEN1          | Programming Enabling               | Input               |                 |                                   |
| PGMM0-PGMM3            | Programming Mode Programming Data  | Input               |                 |                                   |
| PGMD0-PGMD15<br>PGMRDY | Programming Data Programming Ready | I/O                 | High            |                                   |
| PGMNVALID              | Data Direction                     | Output<br>Output    | High<br>Low     |                                   |
| PGMNOE                 | Programming Read                   | Input               | Low             |                                   |
| PGMCK                  | Programming Clock                  | Input               | LOW             |                                   |
| PGMNCMD                | Programming Command                | Input               | Low             |                                   |
|                        |                                    | Controller          | LOVV            |                                   |
| CANRX                  | CAN Input                          | Input               |                 |                                   |
| CANTX                  | CAN Output                         | Output              |                 |                                   |
|                        | •                                  | MAC 10/100          |                 |                                   |
| EREFCK                 | Reference Clock                    | Input               |                 | RMII only                         |
| ETXCK                  | Transmit Clock                     | Input               |                 | MII only                          |
| ERXCK                  | Receive Clock                      | Input               |                 | MII only                          |
|                        | Transmit Enable                    | Output              |                 | <u> </u>                          |
| ETXEN                  | Transmit Enable                    | Output              |                 |                                   |



Table 3-1. Signal Description List (Continued)

| Signal Name | Function                     | Туре   | Active<br>Level | Comments                 |
|-------------|------------------------------|--------|-----------------|--------------------------|
| ETXER       | Transmit Coding Error        | Output |                 | MII only                 |
| ERXDV       | Receive Data Valid           | Input  |                 | MII only                 |
| ECRSDV      | Carrier Sense and Data Valid | Input  |                 | RMII only                |
| ERX0 - ERX3 | Receive Data                 | Input  |                 | ERX0 - ERX1 only in RMII |
| ERXER       | Receive Error                | Input  |                 |                          |
| ECRS        | Carrier Sense                | Input  |                 | MII only                 |
| ECOL        | Collision Detected           | Input  |                 | MII only                 |
| EMDC        | Management Data Clock        | Output |                 |                          |
| EMDIO       | Management Data Input/Output | I/O    |                 |                          |
| EF100       | Force 100 Mbits/sec.         | Output | High            | RMII only                |

Note: 1. Refer to Section 6. "I/O Lines Considerations".




# 4. Package

The SAM7X512/256/128 is available in 100-lead LQFP Green and 100-ball TFBGA RoHS-compliant packages.

# 4.1 100-lead LQFP Package Outline

Figure 4-1 shows the orientation of the 100-lead LQFP package. A detailed mechanical description is given in the Mechanical Characteristics section.

Figure 4-1. 100-lead LQFP Package Outline (Top View)



# 4.2 100-lead LQFP Pinout

Table 4-1. Pinout in 100-lead LQFP Package

| 1  | ADVREF     |
|----|------------|
| 2  | GND        |
| 3  | AD4        |
| 4  | AD5        |
| 5  | AD6        |
| 6  | AD7        |
| 7  | VDDOUT     |
| 8  | VDDIN      |
| 9  | PB27/AD0   |
| 10 | PB28/AD1   |
| 11 | PB29/AD2   |
| 12 | PB30/AD3   |
| 13 | PA8/PGMM0  |
| 14 | PA9/PGMM1  |
| 15 | VDDCORE    |
| 16 | GND        |
| 17 | VDDIO      |
| 18 | PA10/PGMM2 |
| 19 | PA11/PGMM3 |
| 20 | PA12/PGMD0 |
| 21 | PA13/PGMD1 |
| 22 | PA14/PGMD2 |
| 23 | PA15/PGMD3 |
| 24 | PA16/PGMD4 |
| 25 | PA17/PGMD5 |

| 26 | PA18/PGMD6  |
|----|-------------|
| 27 | PB9         |
| 28 | PB8         |
| 29 | PB14        |
| 30 | PB13        |
| 31 | PB6         |
| 32 | GND         |
| 33 | VDDIO       |
| 34 | PB5         |
| 35 | PB15        |
| 36 | PB17        |
| 37 | VDDCORE     |
| 38 | PB7         |
| 39 | PB12        |
| 40 | PB0         |
| 41 | PB1         |
| 42 | PB2         |
| 43 | PB3         |
| 44 | PB10        |
| 45 | PB11        |
| 46 | PA19/PGMD7  |
| 47 | PA20/PGMD8  |
| 48 | VDDIO       |
| 49 | PA21/PGMD9  |
| 50 | PA22/PGMD10 |

| 52         GND           53         PB16           54         PB4           55         PA23/PGMD11           56         PA24/PGMD12           57         NRST           58         TST           59         PA25/PGMD13           60         PA26/PGMD14           61         VDDIO           62         VDDCORE           63         PB18           64         PB19           65         PB20           66         PB21           67         PB22           68         GND           69         PB23           70         PB24           71         PB25           72         PB26           73         PA27/PGMD15           74         PA28           75         PA29 | 51 | TDI         |
|--|----|-------------|
| 54         PB4           55         PA23/PGMD11           56         PA24/PGMD12           57         NRST           58         TST           59         PA25/PGMD13           60         PA26/PGMD14           61         VDDIO           62         VDDCORE           63         PB18           64         PB19           65         PB20           66         PB21           67         PB22           68         GND           69         PB23           70         PB24           71         PB25           72         PB26           73         PA27/PGMD15           74         PA28  | 52 | GND         |
| 55 PA23/PGMD11 56 PA24/PGMD12 57 NRST 58 TST 59 PA25/PGMD13 60 PA26/PGMD14 61 VDDIO 62 VDDCORE 63 PB18 64 PB19 65 PB20 66 PB21 67 PB22 68 GND 69 PB23 70 PB24 71 PB25 72 PB26 73 PA27/PGMD15 74 PA28   | 53 | PB16        |
| 56 PA24/PGMD12 57 NRST 58 TST 59 PA25/PGMD13 60 PA26/PGMD14 61 VDDIO 62 VDDCORE 63 PB18 64 PB19 65 PB20 66 PB21 67 PB22 68 GND 69 PB23 70 PB24 71 PB25 72 PB26 73 PA27/PGMD15 74 PA28  | 54 | PB4         |
| 57 NRST 58 TST 59 PA25/PGMD13 60 PA26/PGMD14 61 VDDIO 62 VDDCORE 63 PB18 64 PB19 65 PB20 66 PB21 67 PB22 68 GND 69 PB23 70 PB24 71 PB25 72 PB26 73 PA27/PGMD15 74 PA28   | 55 | PA23/PGMD11 |
| 58 TST 59 PA25/PGMD13 60 PA26/PGMD14 61 VDDIO 62 VDDCORE 63 PB18 64 PB19 65 PB20 66 PB21 67 PB22 68 GND 69 PB23 70 PB24 71 PB25 72 PB26 73 PA27/PGMD15 74 PA28   | 56 | PA24/PGMD12 |
| 59 PA25/PGMD13 60 PA26/PGMD14 61 VDDIO 62 VDDCORE 63 PB18 64 PB19 65 PB20 66 PB21 67 PB22 68 GND 69 PB23 70 PB24 71 PB25 72 PB26 73 PA27/PGMD15 74 PA28  | 57 | NRST        |
| 60 PA26/PGMD14 61 VDDIO 62 VDDCORE 63 PB18 64 PB19 65 PB20 66 PB21 67 PB22 68 GND 69 PB23 70 PB24 71 PB25 72 PB26 73 PA27/PGMD15 74 PA28   | 58 | TST         |
| 61 VDDIO 62 VDDCORE 63 PB18 64 PB19 65 PB20 66 PB21 67 PB22 68 GND 69 PB23 70 PB24 71 PB25 72 PB26 73 PA27/PGMD15 74 PA28  | 59 | PA25/PGMD13 |
| 62 VDDCORE 63 PB18 64 PB19 65 PB20 66 PB21 67 PB22 68 GND 69 PB23 70 PB24 71 PB25 72 PB26 73 PA27/PGMD15 74 PA28   | 60 | PA26/PGMD14 |
| 63 PB18 64 PB19 65 PB20 66 PB21 67 PB22 68 GND 69 PB23 70 PB24 71 PB25 72 PB26 73 PA27/PGMD15 74 PA28  | 61 | VDDIO       |
| 64 PB19 65 PB20 66 PB21 67 PB22 68 GND 69 PB23 70 PB24 71 PB25 72 PB26 73 PA27/PGMD15 74 PA28  | 62 | VDDCORE     |
| 65 PB20 66 PB21 67 PB22 68 GND 69 PB23 70 PB24 71 PB25 72 PB26 73 PA27/PGMD15 74 PA28  | 63 | PB18        |
| 66 PB21 67 PB22 68 GND 69 PB23 70 PB24 71 PB25 72 PB26 73 PA27/PGMD15 74 PA28  | 64 | PB19        |
| 67 PB22 68 GND 69 PB23 70 PB24 71 PB25 72 PB26 73 PA27/PGMD15 74 PA28  | 65 | PB20        |
| 68 GND 69 PB23 70 PB24 71 PB25 72 PB26 73 PA27/PGMD15 74 PA28  | 66 | PB21        |
| 69 PB23 70 PB24 71 PB25 72 PB26 73 PA27/PGMD15 74 PA28   | 67 | PB22        |
| 70 PB24 71 PB25 72 PB26 73 PA27/PGMD15 74 PA28   | 68 | •           |
| 71 PB25 72 PB26 73 PA27/PGMD15 74 PA28   | 69 | PB23        |
| 72 PB26<br>73 PA27/PGMD15<br>74 PA28   |    | PB24        |
| 73 PA27/PGMD15<br>74 PA28  | 71 |             |
| 74 PA28  | 72 | PB26        |
|  |    | PA27/PGMD15 |
| 75 PA29  | 74 | PA28        |
|  | 75 | PA29        |


| 76  | TDO           |
|-----|---------------|
| 77  | JTAGSEL       |
| 78  | TMS           |
| 79  | TCK           |
| 80  | PA30          |
| 81  | PA0/PGMEN0    |
| 82  | PA1/PGMEN1    |
| 83  | GND           |
| 84  | VDDIO         |
| 85  | PA3           |
| 86  | PA2           |
| 87  | VDDCORE       |
| 88  | PA4/PGMNCMD   |
| 89  | PA5/PGMRDY    |
| 90  | PA6/PGMNOE    |
| 91  | PA7/PGMNVALID |
| 92  | ERASE         |
| 93  | DDM           |
| 94  | DDP           |
| 95  | VDDFLASH      |
| 96  | GND           |
| 97  | XIN/PGMCK     |
| 98  | XOUT          |
| 99  | PLLRC         |
| 100 | VDDPLL        |
|     |               |



# 4.3 100-ball TFBGA Package Outline

Figure 4-2 shows the orientation of the 100-ball TFBGA package. A detailed mechanical description is given in the Mechanical Characteristics section of the full datasheet.

Figure 4-2. 100-ball TFBGA Package Outline (Top View)



## 4.4 100-ball TFBGA Pinout

Pinout in 100-ball TFBGA Package

| Pin | Signal Name |
|-----|-------------|
| A1  | PA22/PGMD10 |
| A2  | PA21/PGMD9  |
| А3  | PA20/PGMD8  |
| A4  | PB1         |
| A5  | PB7         |
| A6  | PB5         |
| A7  | PB8         |
| A8  | PB9         |
| A9  | PA18/PGMD6  |
| A10 | VDDIO       |
| B1  | TDI         |
| B2  | PA19/PGMD7  |
| В3  | PB11        |
| B4  | PB2         |
| B5  | PB12        |
| В6  | PB15        |
| В7  | PB14        |
| B8  | PA14/PGMD2  |
| В9  | PA16/PGMD4  |
| B10 | PA17/PGMD5  |
| C1  | PB16        |
| C2  | PB4         |
| C3  | PB10        |
| C4  | PB3         |
| C5  | PB0         |

| Pin | Signal Name |
|-----|-------------|
| C6  | PB17        |
| C7  | PB13        |
| C8  | PA13/PGMD1  |
| C9  | PA12/PGMD0  |
| C10 | PA15/PGMD3  |
| D1  | PA23/PGMD11 |
| D2  | PA24/PGMD12 |
| D3  | NRST        |
| D4  | TST         |
| D5  | PB19        |
| D6  | PB6         |
| D7  | PA10/PGMM2  |
| D8  | VDDIO       |
| D9  | PB27/AD0    |
| D10 | PA11/PGMM3  |
| E1  | PA25/PGMD13 |
| E2  | PA26/PGMD14 |
| E3  | PB18        |
| E4  | PB20        |
| E5  | TMS         |
| E6  | GND         |
| E7  | VDDIO       |
| E8  | PB28/AD1    |
| E9  | VDDIO       |
| E10 | GND         |

| Pin | Signal Name |
|-----|-------------|
| F1  | PB21        |
| F2  | PB23        |
| F3  | PB25        |
| F4  | PB26        |
| F5  | TCK         |
| F6  | PA6/PGMNOE  |
| F7  | ERASE       |
| F8  | VDDCORE     |
| F9  | GND         |
| F10 | VDDIN       |
| G1  | PB22        |
| G2  | PB24        |
| G3  | PA27/PGMD15 |
| G4  | TDO         |
| G5  | PA2         |
| G6  | PA5/PGMRDY  |
| G7  | VDDCORE     |
| G8  | GND         |
| G9  | PB30/AD3    |
| G10 | VDDOUT      |
| H1  | VDDCORE     |
| H2  | PA28        |
| НЗ  | JTAGSEL     |
| H4  | PA3         |
| H5  | PA4/PGMNCMD |

| Pin | Signal Name   |
|-----|---------------|
| H6  | PA7/PGMNVALID |
| H7  | PA9/PGMM1     |
| H8  | PA8/PGMM0     |
| H9  | PB29/AD2      |
| H10 | PLLRC         |
| J1  | PA29          |
| J2  | PA30          |
| J3  | PA0/PGMEN0    |
| J4  | PA1/PGMEN1    |
| J5  | VDDFLASH      |
| J6  | GND           |
| J7  | XIN/PGMCK     |
| J8  | XOUT          |
| J9  | GND           |
| J10 | VDDPLL        |
| K1  | VDDCORE       |
| K2  | VDDCORE       |
| K3  | DDP           |
| K4  | DDM           |
| K5  | GND           |
| K6  | AD7           |
| K7  | AD6           |
| K8  | AD5           |
| K9  | AD4           |
| K10 | ADVREF        |



# 5. Power Considerations

# 5.1 Power Supplies

The SAM7X512/256/128 has six types of power supply pins and integrates a voltage regulator, allowing the device to be supplied with only one voltage. The six power supply pin types are:

- VDDIN pin. It powers the voltage regulator and the ADC; voltage ranges from 3.0V to 3.6V, 3.3V nominal. In order
  to decrease current consumption, if the voltage regulator and the ADC are not used, VDDIN, ADVREF, AD4, AD5,
  AD6 and AD7 should be connected to GND. In this case, VDDOUT should be left unconnected.
- VDDOUT pin. It is the output of the 1.8V voltage regulator.
- VDDIO pin. It powers the I/O lines; voltage ranges from 3.0V to 3.6V, 3.3V nominal.
- VDDFLASH pin. It powers the USB transceivers and a part of the Flash and is required for the Flash to operate correctly; voltage ranges from 3.0V to 3.6V, 3.3V nominal.
- VDDCORE pins. They power the logic of the device; voltage ranges from 1.65V to 1.95V, 1.8V typical. It can be connected to the VDDOUT pin with decoupling capacitor. VDDCORE is required for the device, including its embedded Flash, to operate correctly.
- VDDPLL pin. It powers the oscillator and the PLL. It can be connected directly to the VDDOUT pin.

No separate ground pins are provided for the different power supplies. Only GND pins are provided and should be connected as shortly as possible to the system ground plane.

# 5.2 Power Consumption

The SAM7X512/256/128 has a static current of less than 60  $\mu$ A on VDDCORE at 25°C, including the RC oscillator, the voltage regulator and the power-on reset when the brownout detector is deactivated. Activating the brownout detector adds 28  $\mu$ A static current.

The dynamic power consumption on VDDCORE is less than 90 mA at full speed when running out of the Flash. Under the same conditions, the power consumption on VDDFLASH does not exceed 10 mA.

# 5.3 Voltage Regulator

The SAM7X512/256/128 embeds a voltage regulator that is managed by the System Controller.

In Normal Mode, the voltage regulator consumes less than 100 µA static current and draws 100 mA of output current.

The voltage regulator also has a Low-power Mode. In this mode, it consumes less than 25  $\mu$ A static current and draws 1 mA of output current.

Adequate output supply decoupling is mandatory for VDDOUT to reduce ripple and avoid oscillations. The best way to achieve this is to use two capacitors in parallel: one external 470 pF (or 1 nF) NPO capacitor should be connected between VDDOUT and GND as close to the chip as possible. One external 2.2  $\mu$ F (or 3.3  $\mu$ F) X7R capacitor should be connected between VDDOUT and GND.


Adequate input supply decoupling is mandatory for VDDIN in order to improve startup stability and reduce source voltage drop. The input decoupling capacitor should be placed close to the chip. For example, two capacitors can be used in parallel: 100 nF NPO and  $4.7 \mu\text{F X7R}$ .

# 5.4 Typical Powering Schematics

The SAM7X512/256/128 supports a 3.3V single supply mode. The internal regulator input connected to the 3.3V source and its output feeds VDDCORE and the VDDPLL. Figure 5-1 shows the power schematics to be used for USB buspowered systems.



Figure 5-1. 3.3V System Single Power Supply Schematic





# 6. I/O Lines Considerations

## 6.1 JTAG Port Pins

TMS, TDI and TCK are schmitt trigger inputs and are not 5-V tolerant. TMS, TDI and TCK do not integrate a pull-up resistor.

TDO is an output, driven at up to VDDIO, and has no pull-up resistor.

The JTAGSEL pin is used to select the JTAG boundary scan when asserted at a high level. The JTAGSEL pin integrates a permanent pull-down resistor of about 15 k $\Omega$  to GND.

To eliminate any risk of spuriously entering the JTAG boundary scan mode due to noise on JTAGSEL, it should be tied externally to GND if boundary scan is not used, or pulled down with an external low-value resistor (such as 1 k $\Omega$ ).

### 6.2 Test Pin

The TST pin is used for manufacturing test or fast programming mode of the SAM7X512/256/128 when asserted high. The TST pin integrates a permanent pull-down resistor of about 15 k $\Omega$  to GND.

To eliminate any risk of entering the test mode due to noise on the TST pin, it should be tied to GND if the FFPI is not used, or pulled down with an external low-value resistor (such as 1 k $\Omega$ )

To enter fast programming mode, the TST pin and the PA0 and PA1 pins should be tied high and PA2 tied to low.

Driving the TST pin at a high level while PA0 or PA1 is driven at 0 leads to unpredictable results.

### 6.3 Reset Pin

The NRST pin is bidirectional with an open drain output buffer. It is handled by the on-chip reset controller and can be driven low to provide a reset signal to the external components or asserted low externally to reset the microcontroller. There is no constraint on the length of the reset pulse, and the reset controller can guarantee a minimum pulse length. This allows connection of a simple push-button on the NRST pin as system user reset, and the use of the signal NRST to reset all the components of the system.

The NRST pin integrates a permanent pull-up resistor to VDDIO.

## 6.4 ERASE Pin

The ERASE pin is used to re-initialize the Flash content and some of its NVM bits. It integrates a permanent pull-down resistor of about 15  $k\Omega$  to GND.

To eliminate any risk of erasing the Flash due to noise on the ERASE pin, it shoul be tied externally to GND, which prevents erasing the Flash from the application, or pulled down with an external low-value resistor (such as 1 k $\Omega$ ).

This pin is debounced by the RC oscillator to improve the glitch tolerance. When the pin is tied to high during less than 100 ms, ERASE pin is not taken into account. The pin must be tied high during more than 220 ms to perform the reinitialization of the Flash.

### 6.5 PIO Controller Lines

All the I/O lines, PA0 to PA30 and PB0 to PB30, are 5V-tolerant and all integrate a programmable pull-up resistor. Programming of this pull-up resistor is performed independently for each I/O line through the PIO controllers.

5V-tolerant means that the I/O lines can drive voltage level according to VDDIO, but can be driven with a voltage of up to 5.5V. However, driving an I/O line with a voltage over VDDIO while the programmable pull-up resistor is enabled will create a current path through the pull-up resistor from the I/O line to VDDIO. Care should be taken, in particular at reset, as all the I/O lines default to input with pull-up resistor enabled at reset.



# 6.6 I/O Lines Current Drawing

The PIO lines PA0 to PA3 are high-drive current capable. Each of these I/O lines can drive up to 16 mA permanently.

The remaining I/O lines can draw only 8 mA.

However, the total current drawn by all the I/O lines cannot exceed 200 mA.



# 7. Processor and Architecture

### 7.1 ARM7TDMI Processor

- RISC processor based on ARMv4T Von Neumann architecture
  - Runs at up to 55 MHz, providing 0.9 MIPS/MHz
- Two instruction sets
  - ARM high-performance 32-bit instruction set
  - Thumb high code density 16-bit instruction set
- Three-stage pipeline architecture
  - Instruction Fetch (F)
  - Instruction Decode (D)
  - Execute (E)

# 7.2 Debug and Test Features

- Integrated embedded in-circuit emulator
  - Two watchpoint units
  - Test access port accessible through a JTAG protocol
  - Debug communication channel
- Debug Unit
  - Two-pin UART
  - Debug communication channel interrupt handling
  - Chip ID Register
- IEEE1149.1 JTAG Boundary-scan on all digital pins

# 7.3 Memory Controller

- Programmable Bus Arbiter
  - Handles requests from the ARM7TDMI, the Ethernet MAC and the Peripheral DMA Controller
- Address decoder provides selection signals for
  - Three internal 1 Mbyte memory areas
  - One 256 Mbyte embedded peripheral area
- Abort Status Registers
  - Source, Type and all parameters of the access leading to an abort are saved
  - Facilitates debug by detection of bad pointers
- Misalignment Detector
  - Alignment checking of all data accesses
  - Abort generation in case of misalignment
- Remap Command
  - Remaps the SRAM in place of the embedded non-volatile memory
  - Allows handling of dynamic exception vectors



- **Embedded Flash Controller** 
  - Embedded Flash interface, up to three programmable wait states
  - Prefetch buffer, buffering and anticipating the 16-bit requests, reducing the required wait states
  - Key-protected program, erase and lock/unlock sequencer
  - Single command for erasing, programming and locking operations
  - Interrupt generation in case of forbidden operation

#### 7.4 **Peripheral DMA Controller**

- Handles data transfer between peripherals and memories
- Thirteen channels
  - Two for each USART
  - Two for the Debug Unit
  - Two for the Serial Synchronous Controller
  - Two for each Serial Peripheral Interface
  - One for the Analog-to-digital Converter
- Low bus arbitration overhead
  - One Master Clock cycle needed for a transfer from memory to peripheral
  - Two Master Clock cycles needed for a transfer from peripheral to memory
- Next Pointer management for reducing interrupt latency requirements
- Peripheral DMA Controller (PDC) priority is as follows (from the highest priority to the lowest):

| DBGU   |
|--------|
| USART0 |
| USART1 |
| SSC    |
| ADC    |
| SPI0   |
| SPI1   |
| DBGU   |
| USART0 |
| USART  |
| SSC    |
| SPI0   |
| SPI1   |
|        |



# 8. Memories

# 8.1 SAM7X512

- 512 Kbytes of dual-plane Flash Memory
  - 2 contiguous banks of 1024 pages of 256 bytes
  - Fast access time, 30 MHz single-cycle access in Worst Case conditions
  - Page programming time: 6 ms, including page auto-erase
  - Page programming without auto-erase: 3 ms
  - Full chip erase time: 15 ms
  - 10,000 write cycles, 10-year data retention capability
  - 32 lock bits, protecting 32 sectors of 64 pages
  - Protection Mode to secure contents of the Flash
- 128 Kbytes of Fast SRAM
  - Single-cycle access at full speed

## 8.2 SAM7X256


- 256 Kbytes of Flash Memory
  - 1024 pages of 256 bytes
  - Fast access time, 30 MHz single-cycle access in Worst Case conditions
  - Page programming time: 6 ms, including page auto-erase
  - Page programming without auto-erase: 3 ms
  - Full chip erase time: 15 ms
  - 10,000 write cycles, 10-year data retention capability
  - 16 lock bits, each protecting 16 sectors of 64 pages
  - Protection Mode to secure contents of the Flash
- 64 Kbytes of Fast SRAM
  - Single-cycle access at full speed

## 8.3 SAM7X128

- 128 Kbytes of Flash Memory
  - 512 pages of 256 bytes
  - Fast access time, 30 MHz single-cycle access in Worst Case conditions
  - Page programming time: 6 ms, including page auto-erase
  - Page programming without auto-erase: 3 ms
  - Full chip erase time: 15 ms
  - 10,000 write cycles, 10-year data retention capability
  - 8 lock bits, each protecting 8 sectors of 64 pages
  - Protection Mode to secure contents of the Flash
- 32 Kbytes of Fast SRAM
  - Single-cycle access at full speed



Figure 8-1. SAM7X512/256/128 Memory Mapping





# 8.4 Memory Mapping

### 8.4.1 Internal SRAM

- The SAM7X512 embeds a high-speed 128-Kbyte SRAM bank.
- The SAM7X256 embeds a high-speed 64-Kbyte SRAM bank.
- The SAM7X128 embeds a high-speed 32-Kbyte SRAM bank.

After reset and until the Remap Command is performed, the SRAM is only accessible at address 0x0020 0000. After Remap, the SRAM also becomes available at address 0x0.

### 8.4.2 Internal ROM

The SAM7X512/256/128 embeds an Internal ROM. At any time, the ROM is mapped at address 0x30 0000. The ROM contains the FFPI and the SAM-BA program.

### 8.4.3 Internal Flash

- The SAM7X512 features two banks (dual plane) of 256 Kbytes of Flash.
- The SAM7X256 features one bank (single plane) of 256 Kbytes of Flash.
- The SAM7X128 features one bank (single plane) of 128 Kbytes of Flash.

At any time, the Flash is mapped to address 0x0010 0000. It is also accessible at address 0x0 after the reset, if GPNVM bit 2 is set and before the Remap Command.

A general purpose NVM (GPNVM) bit is used to boot either on the ROM (default) or from the Flash.

This GPNVM bit can be cleared or set respectively through the commands "Clear General-purpose NVM Bit" and "Set General-purpose NVM Bit" of the EFC User Interface.

Setting the GPNVM Bit 2 selects the boot from the Flash. Asserting ERASE clears the GPNVM Bit 2 and thus selects the boot from the ROM by default.

Figure 8-2. Internal Memory Mapping with GPNVM Bit 2 = 0 (default)







Figure 8-3. Internal Memory Mapping with GPNVM Bit 2 = 1



### 8.5 Embedded Flash

### 8.5.1 Flash Overview

- The Flash of the SAM7X512 is organized in two banks (dual plane) of 1024 pages of 256 bytes. The 524,288 bytes are organized in 32-bit words.
- The Flash of the SAM7X256 is organized in 1024 pages of 256 bytes (single plane). It reads as 65,536 32-bit words.
- The Flash of the SAM7X128 is organized in 512 pages of 256 bytes (single plane). It reads as 32,768 32-bit words.

The Flash contains a 256-byte write buffer, accessible through a 32-bit interface.

The Flash benefits from the integration of a power reset cell and from the brownout detector. This prevents code corruption during power supply changes, even in the worst conditions.

When Flash is not used (read or write access), it is automatically placed into standby mode.

### 8.5.2 Embedded Flash Controller

The Embedded Flash Controller (EFC) manages accesses performed by the masters of the system. It enables reading the Flash and writing the write buffer. It also contains a User Interface, mapped within the Memory Controller on the APB. The User Interface allows:

- programming of the access parameters of the Flash (number of wait states, timings, etc.)
- starting commands such as full erase, page erase, page program, NVM bit set, NVM bit clear, etc.
- getting the end status of the last command
- getting error status
- programming interrupts on the end of the last commands or on errors

The Embedded Flash Controller also provides a dual 32-bit Prefetch Buffer that optimizes 16-bit access to the Flash. This is particularly efficient when the processor is running in Thumb mode.

Two EFCs are embedded in the SAM7X512 to control each bank of 256 KBytes. Dual-plane organization allows concurrent read and program functionality. Read from one memory plane may be performed even while program or erase functions are being executed in the other memory plane.

One EFC is embedded in the SAM7X256/128 to control the single plane of 256/128 KBytes.



### 8.5.3 Lock Regions

### 8.5.3.1 SAM7X512

Two Embedded Flash Controllers each manage 16 lock bits to protect 16 regions of the flash against inadvertent flash erasing or programming commands. The SAM7X512 contains 32 lock regions and each lock region contains 64 pages of 256 bytes. Each lock region has a size of 16 Kbytes.

If a locked-region's erase or program command occurs, the command is aborted and the EFC trigs an interrupt.

The 32 NVM bits are software programmable through both of the EFC User Interfaces. The command "Set Lock Bit" enables the protection. The command "Clear Lock Bit" unlocks the lock region.

Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.

### 8.5.3.2 SAM7X256

The Embedded Flash Controller manages 16 lock bits to protect 16 regions of the flash against inadvertent flash erasing or programming commands. The SAM7X256 contains 16 lock regions and each lock region contains 64 pages of 256 bytes. Each lock region has a size of 16 Kbytes.

If a locked-region's erase or program command occurs, the command is aborted and the EFC trigs an interrupt.

The 16 NVM bits are software programmable through the EFC User Interface. The command "Set Lock Bit" enables the protection. The command "Clear Lock Bit" unlocks the lock region.

Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.

### 8.5.3.3 SAM7X128

The Embedded Flash Controller manages 8 lock bits to protect 8 regions of the flash against inadvertent flash erasing or programming commands. The SAM7X128 contains 8 lock regions and each lock region contains 64 pages of 256 bytes. Each lock region has a size of 16 Kbytes.

If a locked-region's erase or program command occurs, the command is aborted and the EFC trigs an interrupt.

The 8 NVM bits are software programmable through the EFC User Interface. The command "Set Lock Bit" enables the protection. The command "Clear Lock Bit" unlocks the lock region.

Asserting the ERASE pin clears the lock bits, thus unlocking the entire Flash.

### 8.5.4 Security Bit Feature

The SAM7X512/256/128 features a security bit, based on a specific NVM-Bit. When the security is enabled, any access to the Flash, either through the ICE interface or through the Fast Flash Programming Interface, is forbidden. This ensures the confidentiality of the code programmed in the Flash.

This security bit can only be enabled, through the Command "Set Security Bit" of the EFC User Interface. Disabling the security bit can only be achieved by asserting the ERASE pin at 1, and after a full flash erase is performed. When the security bit is deactivated, all accesses to the flash are permitted.

It is important to note that the assertion of the ERASE pin should always be longer than 220 ms.

As the ERASE pin integrates a permanent pull-down, it can be left unconnected during normal operation. However, it is safer to connect it directly to GND for the final application.

### 8.5.5 Non-volatile Brownout Detector Control

Two general purpose NVM (GPNVM) bits are used for controlling the brownout detector (BOD), so that even after a power loss, the brownout detector operations remain in their state.

These two GPNVM bits can be cleared or set respectively through the commands "Clear General-purpose NVM Bit" and "Set General-purpose NVM Bit" of the EFC User Interface.

GPNVM Bit 0 is used as a brownout detector enable bit. Setting the GPNVM Bit 0 enables the BOD, clearing it
disables the BOD. Asserting ERASE clears the GPNVM Bit 0 and thus disables the brownout detector by default.



• The GPNVM Bit 1 is used as a brownout reset enable signal for the reset controller. Setting the GPNVM Bit 1 enables the brownout reset when a brownout is detected, Clearing the GPNVM Bit 1 disables the brownout reset. Asserting ERASE disables the brownout reset by default.

### 8.5.6 Calibration Bits

Eight NVM bits are used to calibrate the brownout detector and the voltage regulator. These bits are factory configured and cannot be changed by the user. The ERASE pin has no effect on the calibration bits.

# 8.6 Fast Flash Programming Interface

The Fast Flash Programming Interface allows programming the device through either a serial JTAG interface or through a multiplexed fully-handshaked parallel port. It allows gang-programming with market-standard industrial programmers.

The FFPI supports read, page program, page erase, full erase, lock, unlock and protect commands.

The Fast Flash Programming Interface is enabled and the Fast Programming Mode is entered when the TST pin and the PA0 and PA1 pins are all tied high.

### 8.7 SAM-BA Boot Assistant

The SAM-BA Boot Assistant is a default Boot Program that provides an easy way to program in-situ the on-chip Flash memory.

The SAM-BA Boot Assistant supports serial communication via the DBGU or the USB Device Port.

- Communication via the DBGU supports a wide range of crystals from 3 to 20 MHz via software auto-detection.
- Communication via the USB Device Port is limited to an 18.432 MHz crystal.

The SAM-BA Boot provides an interface with SAM-BA Graphic User Interface (GUI).

The SAM-BA Boot is in ROM and is mapped at address 0x0 when the GPNVM Bit 2 is set to 0.

When GPNVM bit 2 is set to 1, the device boots from the Flash.

When GPNVM bit 2 is set to 0, the device boots from ROM (SAM-BA).



# 9. System Controller

The System Controller manages all vital blocks of the microcontroller: interrupts, clocks, power, time, debug and reset.


The System Controller peripherals are all mapped to the highest 4 Kbytes of address space, between addresses 0xFFFF F000 and 0xFFFF FFFF.

Figure 9-1 on page 24 shows the System Controller Block Diagram.

Figure 8-1 on page 18 shows the mapping of the User Interface of the System Controller peripherals. Note that the Memory Controller configuration user interface is also mapped within this address space.



Figure 9-1. System Controller Block Diagram





### 9.1 Reset Controller

- Based on one power-on reset cell and one brownout detector
- Status of the last reset, either Power-up Reset, Software Reset, User Reset, Watchdog Reset, Brownout Reset
- Controls the internal resets and the NRST pin output
- Allows to shape a signal on the NRST line, guaranteeing that the length of the pulse meets any requirement.

### 9.1.1 Brownout Detector and Power-on Reset

The SAM7X512/256/128 embeds one brownout detection circuit and a power-on reset cell. The power-on reset is supplied with and monitors VDDCORE.

Both signals are provided to the Flash to prevent any code corruption during power-up or power-down sequences or if brownouts occur on the power supplies.

The power-on reset cell has a limited-accuracy threshold at around 1.5V. Its output remains low during power-up until VDDCORE goes over this voltage level. This signal goes to the reset controller and allows a full re-initialization of the device.

The brownout detector monitors the VDDCORE and VDDFLASH levels during operation by comparing them to a fixed trigger level. It secures system operations in the most difficult environments and prevents code corruption in case of brownout on the VDDCORE or VDDFLASH.

When the brownout detector is enabled and VDDCORE decreases to a value below the trigger level (Vbot18-, defined as Vbot18 - hyst/2), the brownout output is immediately activated.

When VDDCORE increases above the trigger level (Vbot18+, defined as Vbot18 + hyst/2), the reset is released. The brownout detector only detects a drop if the voltage on VDDCORE stays below the threshold voltage for longer than about 1µs.

The VDDCORE threshold voltage has a hysteresis of about 50 mV, to ensure spike free brownout detection. The typical value of the brownout detector threshold is 1.68V with an accuracy of ± 2% and is factory calibrated.

When the brownout detector is enabled and VDDFLASH decreases to a value below the trigger level (Vbot33-, defined as Vbot33 - hyst/2), the brownout output is immediately activated.

When VDDFLASH increases above the trigger level (Vbot33+, defined as Vbot33 + hyst/2), the reset is released. The brownout detector only detects a drop if the voltage on VDDCORE stays below the threshold voltage for longer than about 1µs.

The VDDFLASH threshold voltage has a hysteresis of about 50 mV, to ensure spike free brownout detection. The typical value of the brownout detector threshold is 2.80V with an accuracy of ± 3.5% and is factory calibrated.

The brownout detector is low-power, as it consumes less than 28  $\mu$ A static current. However, it can be deactivated to save its static current. In this case, it consumes less than 1 $\mu$ A. The deactivation is configured through the GPNVM bit 0 of the Flash.

