



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## Features

- Frequency receiving range of (3 versions)
  - $f_0 = 312.5\text{MHz}$  to  $317.5\text{MHz}$  or
  - $f_0 = 431.5\text{MHz}$  to  $436.5\text{MHz}$  or
  - $f_0 = 868\text{MHz}$  to  $870\text{MHz}$
- 30dB image rejection
- Receiving bandwidth
  - $B_{IF} = 300\text{kHz}$  for 315MHz/433MHz version
  - $B_{IF} = 600\text{kHz}$  for 868MHz version
- Fully integrated LC-VCO and PLL loop filter
- Very high sensitivity with power matched LNA
  - Atmel® ATA5723C/ATA5724C:
    - $-107\text{dBm}$ , FSK, BR\_0 (1.0Kbit/s to 1.8Kbit/s), Manchester, BER 10E-3
    - $-113\text{dBm}$ , ASK, BR\_0 (1.0Kbit/s to 1.8Kbit/s), Manchester, BER 10E-3
  - Atmel ATA5728C:
    - $-105\text{dBm}$ , FSK, BR\_0 (1.0Kbit/s to 1.8Kbit/s), Manchester, BER 10E-3
    - $-111\text{dBm}$ , ASK, BR\_0 (1.0Kbit/s to 1.8Kbit/s), Manchester, BER 10E-3
- High system IIP3
  - $-18\text{dBm}$  at 868MHz
  - $-23\text{dBm}$  at 433MHz
  - $-24\text{dBm}$  at 315MHz
- System 1-dB compression point
  - $-27.7\text{dBm}$  at 868MHz
  - $-32.7\text{dBm}$  at 433MHz
  - $-33.7\text{dBm}$  at 315MHz
- High large-signal capability at GSM band (blocking  $-33\text{dBm}$  at  $+10\text{MHz}$ , IIP3 =  $-24\text{dBm}$  at  $+20\text{MHz}$ )
- Logarithmic RSSI output
- XTO start-up with negative resistor of  $1.5\text{k}\Omega$
- 5V to 20V automotive compatible data interface
- Data clock available for Manchester and bi-phase-coded signals
- Programmable digital noise suppression

- Low power consumption due to configurable polling
- Temperature range  $-40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$
- ESD protection 2kV HBM, all pins
- Communication to microcontroller possible using a single bi-directional data line
- Low-cost solution due to high integration level with minimum external circuitry requirements
- Supply voltage range 4.5V to 5.5V

## Benefits


---

- Low BOM list due to high integration
- Use of low-cost 13MHz crystal
- Lowest average current consumption for application due to self polling feature
- Reuse of Atmel<sup>®</sup> ATA5743 software
- World-wide coverage with one PCB due to 3 versions are pin compatible


# 1. Description

The Atmel® ATA5723C/ATA5724C/ATA5728C is a multi-chip PLL receiver device supplied in an TSSOP20 package. It has been specially developed for the demands of RF low-cost data transmission systems with data rates from 1Kbit/s to 10Kbit/s in Manchester or bi-phase code. Its main applications are in the areas of keyless entry systems, tire pressure monitoring systems, telemetering, and security technology systems. It can be used in the frequency receiving range of  $f_0 = 312.5\text{MHz}$  to  $317.5\text{MHz}$ ,  $f_0 = 431.5\text{MHz}$  to  $436.5\text{MHz}$  or  $f_0 = 868\text{MHz}$  to  $870\text{MHz}$  for ASK or FSK data transmission. All the statements made below refer to 315MHz, 433MHz and 868.3MHz applications.

**Figure 1-1. System Block Diagram**



**Figure 1-2. Block Diagram**



## 2. Pin Configuration

Figure 2-1. Pinning TSSOP20




Table 2-1. Pin Description

Pin	Symbol	Function
1	SENS	Sensitivity-control resistor
2	IC_ACTIVE	IC condition indicator: Low = sleep mode, High = active mode
3	CDEM	Lower cut-off frequency data filter
4	AVCC	Analog power supply
5	TEST 1	Test pin, during operation at GND
6	RSSI	RSSI output
7	AGND	Analog ground
8	LNAREF	High-frequency reference node LNA and mixer
9	LNA_IN	RF input
10	LNAGND	DC ground LNA and mixer
11	TEST 2	Do not connect during operating
12	TEST 3	Test pin, during operation at GND
13	XTAL1	Crystal oscillator XTAL connection 1
14	XTAL2	Crystal oscillator XTAL connection 2
15	DVCC	Digital power supply
16	MODE	Selecting 315MHz/other versions Low: 315MHz version (Atmel ATA5723C) High: 433MHz/868MHz versions (Atmel ATA5724C/ATA5728C)
17	DATA_CLK	Bit clock of data stream
18	DGND	Digital ground
19	POLLING/_ON	Selects polling or receiving mode; Low: receiving mode, High: polling mode
20	DATA	Data output/configuration input

### 3. RF Front-end

The RF front-end of the receiver is a low-IF heterodyne configuration that converts the input signal into about 1MHz IF signal with a typical image rejection of 30dB. According to Figure 1-2 on page 3 the front-end consists of an LNA (low noise amplifier), LO (local oscillator), I/Q mixer, polyphase low-pass filter and an IF amplifier.


The PLL generates the drive frequency  $f_{LO}$  for the mixer using a fully integrated synthesizer with integrated low noise LC-VCO (voltage controlled oscillator) and PLL-loop filter. The XTO (crystal oscillator) generates the reference frequency  $f_{REF} = f_{XTO}/2$  (868MHz and 433MHz versions) or  $f_{REF} = f_{XTO}/3$  (315MHz version). The integrated LC-VCO generates two or four times the mixer drive frequency  $f_{VCO}$ . The I/Q signals for the mixer are generated with a divide by two or four circuit ( $f_{LO} = f_{VCO}/2$  for 868MHz version,  $f_{LO} = f_{VCO}/4$  for 433MHz and 315MHz versions).  $f_{VCO}$  is divided by a factor of 128 or 64 and feeds into a phase frequency detector and is compared with  $f_{REF}$ . The output of the phase frequency detector is fed into an integrated loop filter and thereby generates the control voltage for the VCO. If  $f_{LO}$  is determined,  $f_{XTO}$  can be calculated using the following formula:

$f_{REF} = f_{LO}/128$  for 868MHz band,  $f_{REF} = f_{LO}/64$  for 433MHz bands,  $f_{REF} = f_{LO}/64$  for 315MHz bands.

The XTO is a two-pin oscillator that operates at the series resonance of the quartz crystal with high current but low voltage signal, so that there is only a small voltage at the crystal oscillator frequency at pins XTAL1 and XTAL2. According to Figure 3-1, the crystal should be connected to GND with two capacitors  $C_{L1}$  and  $C_{L2}$  from XTAL1 and XTAL2 respectively. The value of these capacitors are recommended by the crystal supplier. Due to an inductive impedance at steady state oscillation and some PCB parasitics, a lower value of  $C_{L1}$  and  $C_{L2}$  is normally necessary.

The value of  $C_{Lx}$  should be optimized for the individual board layout to achieve the exact value of  $f_{XTO}$  and hence of  $f_{LO}$ . (The best way is to use a crystal with known load resonance frequency to find the right value for this capacitor.) When designing the system in terms of receiving bandwidth and local oscillator accuracy, the accuracy of the crystal and the XTO must be considered.

**Figure 3-1. XTO Peripherals**



The nominal frequency  $f_{LO}$  is determined by the RF input frequency  $f_{RF}$  and the IF frequency  $f_{IF}$  using the following formula (low-side injection):

$$f_{LO} = f_{RF} - f_{IF}$$

To determine  $f_{LO}$ , the construction of the IF filter must be considered. The nominal IF frequency is  $f_{IF} = 950\text{kHz}$ . To achieve a good accuracy of the filter corner frequencies, the filter is tuned by the crystal frequency  $f_{XTO}$ . This means that there is a fixed relationship between  $f_{IF}$  and  $f_{LO}$ .

$f_{IF} = f_{LO}/318$  for the 315MHz band (Atmel® ATA5723C)  
 $f_{IF} = f_{LO}/438$  for the 433.92MHz band (Atmel ATA5724C)  
 $f_{IF} = f_{LO}/915$  for the 868.3MHz band (Atmel ATA5728C)

The relationship is designed to achieve the nominal IF frequency of:

$f_{IF} = 987\text{kHz}$  for the 315MHz and  $B_{IF} = 300\text{kHz}$  (Atmel ATA5723C)  
 $f_{IF} = 987\text{kHz}$  for the 433.92MHz and  $B_{IF} = 300\text{kHz}$  (Atmel ATA5724C)  
 $f_{IF} = 947.8\text{kHz}$  for the 868.3MHz and  $B_{IF} = 600\text{kHz}$  (Atmel ATA5728C)

The RF input either from an antenna or from an RF generator must be transformed to the RF input pin LNA\_IN. The input impedance of this pin is provided in the electrical parameters. The parasitic board inductances and capacitances influence the input matching. The RF receiver Atmel ATA5723C/ATA5724C/ATA5728C exhibits its highest sensitivity if the LNA is power matched. Because of this, matching to a SAW filter, a  $50\Omega$  or an antenna is easier. Figure 14-1 on page 29 shows a typical input matching network for  $f_{RF} = 315\text{MHz}$ ,  $f_{RF} = 433.92\text{MHz}$  or  $f_{RF} = 868.3\text{MHz}$  to  $50\Omega$ . The input matching network shown in Table 14-2 on page 29 is the reference network for the parameters given in the electrical characteristics.

## 4. Analog Signal Processing

### 4.1 IF Filter

The signals coming from the RF front-end are filtered by the fully integrated 4th-order IF filter. The IF center frequency is:

$f_{IF} = 987\text{kHz}$  for the 315MHz and  $B_{IF} = 300\text{kHz}$  (Atmel® ATA5723C)

$f_{IF} = 987\text{kHz}$  for the 433.92MHz and  $B_{IF} = 300\text{kHz}$  (Atmel ATA5724C)

$f_{IF} = 947.9\text{kHz}$  for the 868.3MHz and  $B_{IF} = 600\text{kHz}$  (Atmel ATA5728C)

The nominal bandwidth is 300kHz for Atmel ATA5723C and Atmel ATA5724C and 600kHz for Atmel ATA5728C.


### 4.2 Limiting RSSI Amplifier

The subsequent RSSI amplifier enhances the output signal of the IF amplifier before it is fed into the demodulator. The dynamic range of this amplifier is  $\Delta R_{RSSI} = 60\text{dB}$ . If the RSSI amplifier is operated within its linear range, the best S/N ratio is maintained in ASK mode. If the dynamic range is exceeded by the transmitter signal, the S/N ratio is defined by the ratio of the maximum RSSI output voltage and the RSSI output voltage due to a disturber. The dynamic range of the RSSI amplifier is exceeded if the RF input signal is approximately 60dB higher compared to the RF input signal at full sensitivity.

The S/N ratio is not affected by the dynamic range of the RSSI amplifier in FSK mode because only the hard limited signal from a high-gain limiting amplifier is used by the demodulator.

The output voltage of the RSSI amplifier ( $V_{RSSI}$ ) is available at pin RSSI. Using the RSSI output signal, the signal strength of different transmitters can be distinguished. The usable input power range  $P_{Ref}$  is  $-100\text{dBm}$  to  $-55\text{dBm}$ .

Figure 4-1. RSSI Characteristics Atmel ATA5724C



The output voltage of the RSSI amplifier is internally compared to a threshold voltage  $V_{Th\_red}$ .  $V_{Th\_red}$  is determined by the value of the external resistor  $R_{Sens}$ .  $R_{Sens}$  is connected between pin SENS and GND or  $V_S$ . The output of the comparator is fed into the digital control logic. By this means, it is possible to operate the receiver at a lower sensitivity.

If  $R_{Sens}$  is connected to GND, the receiver switches to full sensitivity. It is also possible to connect the pin SENS directly to GND to get the maximum sensitivity.

If  $R_{Sens}$  is connected to  $V_S$ , the receiver operates at a lower sensitivity. The reduced sensitivity is defined by the value of  $R_{Sens}$ , and the maximum sensitivity is defined by the signal-to-noise ratio of the LNA input. The reduced sensitivity depends on the signal strength at the output of the RSSI amplifier.

Since different RF input networks may exhibit slightly different values for the LNA gain, the sensitivity values given in the electrical characteristics refer to a specific input matching. This matching is described and illustrated in [Section 14. "Data Interface" on page 29](#).

$R_{Sens}$  can be connected to  $V_S$  or GND using a microcontroller. The receiver can be switched from full sensitivity to reduced sensitivity or vice versa at any time. In polling mode, the receiver does not wake up if the RF input signal does not exceed the selected sensitivity. If the receiver is already active, the data stream at pin DATA disappears when the input signal is lower than defined by the reduced sensitivity. Instead of the data stream, the pattern according to Figure 4-2 “Steady L State Limited DATA Output Pattern” is issued at pin DATA to indicate that the receiver is still active (see Figure 13-2 on page 27).

**Figure 4-2. Steady L State Limited DATA Output Pattern**



### 4.3 FSK/ASK Demodulator and Data Filter

The signal coming from the RSSI amplifier is converted into the raw data signal by the ASK/FSK demodulator. The operating mode of the demodulator is set using the bit ASK/\_FSK in the OPMODE register. Logic L sets the demodulator to FSK, applying H to ASK mode.

In ASK mode an automatic threshold control circuit (ATC) is employed to set the detection reference voltage to a value where a good signal to noise ratio is achieved. This circuit also implements the effective suppression of any kind of in-band noise signals or competing transmitters. If the S/N (ratio to suppress in-band noise signals) exceeds about 10dB the data signal can be detected properly. However, better values are found for many modulation schemes of the competing transmitter.

The FSK demodulator is intended to be used for an FSK deviation of  $10\text{kHz} \leq \Delta f \leq 100\text{kHz}$ . The data signal in FSK mode can be detected if the S/N (ratio to suppress in-band noise signals) exceeds about 2dB. This value is valid for all modulation schemes of a disturber signal.

The output signal of the demodulator is filtered by the data filter before it is fed into the digital signal processing circuit. The data filter improves the S/N ratio as its pass-band can be adopted to the characteristics of the data signal. The data filter consists of a 1<sup>st</sup> order high-pass and a 2<sup>nd</sup> order low-pass filter.

The high-pass filter cut-off frequency is defined by an external capacitor connected to pin CDEM. The cut-off frequency of the high-pass filter is defined by the following formula:

$$f_{cu\_DF} = \frac{1}{2 \times \pi \times 30 \text{ k}\Omega \times CDEM}$$

In self-polling mode the data filter must settle very rapidly to achieve a low current consumption. Therefore, CDEM cannot be increased to very high values if self-polling is used. On the other hand, CDEM must be large enough to meet the data filter requirements according to the data signal. Recommended values for CDEM are given in the electrical characteristics.

The cut-off frequency of the low-pass filter is defined by the selected baud-rate range (BR\_Range). The BR\_Range is defined in the OPMODE register (refer to Section 11. “Configuring the Receiver” on page 22). The BR\_Range must be set in accordance to the baud-rate used.

The Atmel® ATA5723C/ATA5724C/ATA5728C is designed to operate with data coding where the DC level of the data signal is 50%. This is valid for Manchester and Bi-phase coding. If other modulation schemes are used, the DC level should always remain within the range of  $V_{DC\_min} = 33\%$  and  $V_{DC\_max} = 66\%$ . The sensitivity may be reduced by up to 2dB in that condition.

Each BR\_Range is also defined by a minimum and a maximum edge-to-edge time ( $t_{ee\_sig}$ ). These limits are defined in the electrical characteristics. They should not be exceeded to maintain full sensitivity of the receiver.




## 5. Receiving Characteristics

The Atmel® RF receiver ATA5723C/ATA5724C/ATA5728C can be operated with and without a SAW front-end filter. In a typical automotive application, a SAW filter is used to achieve better selectivity and large signal capability. The receiving frequency response without a SAW front-end filter is illustrated in Figure 5-1. This example relates to ASK mode. FSK mode exhibits a similar behavior. The plots are printed relatively to the maximum sensitivity. If a SAW filter is used, an insertion loss of about 3dB must be considered, but the overall selectivity is much better.

When designing the system in terms of receiving bandwidth, the LO deviation must be considered as it also determines the IF center frequency. The total LO deviation is calculated, to be the sum of the deviation of the crystal and the XTO deviation of the Atmel ATA5723C/ATA5724C/ATA5728C. Low-cost crystals are specified to be within  $\pm 90$ ppm over tolerance, temperature, and aging. The XTO deviation of the Atmel ATA5723C/ATA5724C/ATA5728C is an additional deviation due to the XTO circuit. This deviation is specified to be  $\pm 10$ ppm worst case for a crystal with  $CM = 7fF$ . If a crystal of  $\pm 90$ ppm is used, the total deviation is  $\pm 100$ ppm in that case. Note that the receiving bandwidth and the IF-filter bandwidth are equivalent in ASK mode but not in FSK mode.

**Figure 5-1. Narrow Band Receiving Frequency Response Atmel ATA5724C**



## 6. Polling Circuit and Control Logic

The receiver is designed to consume less than 1mA while being sensitive to signals from a corresponding transmitter. This is achieved using the polling circuit. This circuit enables the signal path periodically for a short time. During this time the bit-check logic verifies the presence of a valid transmitter signal. Only if a valid signal is detected, the receiver remains active and transfers the data to the connected microcontroller. If there is no valid signal present, the receiver is in sleep mode most of the time resulting in low current consumption. This condition is called polling mode. A connected microcontroller is disabled during that time.

All relevant parameters of the polling logic can be configured by the connected microcontroller. This flexibility enables the user to meet the specifications in terms of current consumption, system response time, data rate etc.

The receiver is very flexible with regards to the number of connection wires to the microcontroller. It can be either operated by a single bi-directional line to save ports to the connected microcontroller or it can be operated by up to five uni-directional ports.

## 7. Basic Clock Cycle of the Digital Circuitry

The complete timing of the digital circuitry and the analog filtering is derived from one clock. This clock cycle  $T_{\text{Clk}}$  is derived from the crystal oscillator (XTO) in combination with a divide by 28 or 30 circuit. According to [Section 3. “RF Front-end” on page 5](#), the frequency of the crystal oscillator ( $f_{\text{XTO}}$ ) is defined by the RF input signal ( $f_{\text{RFIn}}$ ) which also defines the operating frequency of the local oscillator ( $f_{\text{LO}}$ ). The basic clock cycle for Atmel® ATA5724C and Atmel ATA5728C is  $T_{\text{Clk}} = 28/f_{\text{XTO}}$  giving  $T_{\text{Clk}} = 2.066\mu\text{s}$  for  $f_{\text{RF}} = 868.3\text{MHz}$  and  $T_{\text{Clk}} = 2.069\mu\text{s}$  for  $f_{\text{RF}} = 433.92\text{MHz}$ . For Atmel ATA5723C the basic clock cycle is  $T_{\text{Clk}} = 30/f_{\text{REF}}$  giving  $T_{\text{Clk}} = 2.0382\mu\text{s}$  for  $f_{\text{RF}} = 315\text{MHz}$ .

$T_{\text{Clk}}$  controls the following application-relevant parameters:

- Timing of the polling circuit including bit check
- Timing of the analog and digital signal processing
- Timing of the register programming
- Frequency of the reset marker
- IF filter center frequency (FIF0)

Most applications are dominated by three transmission frequencies:  $f_{\text{Transmit}} = 315\text{MHz}$  is mainly used in USA,  $f_{\text{Transmit}} = 868.3\text{MHz}$  and  $433.92\text{MHz}$  in Europe. All timings are based on  $T_{\text{Clk}}$ . For the aforementioned frequencies,  $T_{\text{Clk}}$  is given as:

- Application 315MHz band ( $f_{\text{XTO}} = 14.71875\text{MHz}$ ,  $f_{\text{LO}} = 314.13\text{MHz}$ ,  $T_{\text{Clk}} = 2.0382\mu\text{s}$ )
- Application 868.3MHz band ( $f_{\text{XTO}} = 13.55234\text{MHz}$ ,  $f_{\text{LO}} = 867.35\text{MHz}$ ,  $T_{\text{Clk}} = 2.066\mu\text{s}$ )
- Application 433.92MHz band ( $f_{\text{XTO}} = 13.52875\text{MHz}$ ,  $f_{\text{LO}} = 432.93\text{MHz}$ ,  $T_{\text{Clk}} = 2.0696\mu\text{s}$ )

For calculation of  $T_{\text{Clk}}$  for applications using other frequency bands, see table in [Section 18. “Electrical Characteristics Atmel ATA5724C, ATA5728C” on page 34](#).

The clock cycle of some function blocks depends on the selected baud-rate range (BR\_Range), which is defined in the OPMODE register. This clock cycle  $T_{\text{XClk}}$  is defined by the following formulas:

BR_Range = BR_Range0:	$T_{\text{XClk}} = 8 \times T_{\text{Clk}}$
BR_Range1:	$T_{\text{XClk}} = 4 \times T_{\text{Clk}}$
BR_Range2:	$T_{\text{XClk}} = 2 \times T_{\text{Clk}}$
BR_Range3:	$T_{\text{XClk}} = 1 \times T_{\text{Clk}}$

## 8. Polling Mode

According to [Figure 8-1 on page 11](#), the receiver stays in polling mode in a continuous cycle of three different modes. In sleep mode the signal processing circuitry is disabled for the time period  $T_{\text{Sleep}}$  while consuming low current of  $I_S = I_{\text{Soff}}$ . During the start-up period,  $T_{\text{Startup}}$ , all signal processing circuits are enabled and settled. In the following bit-check mode, the incoming data stream is analyzed bit-by-bit and compared with a valid transmitter signal. If no valid signal is present, the receiver is set back to sleep mode after the period  $T_{\text{Bit-check}}$ . This period varies according to each check as it is a statistical process. An average value for  $T_{\text{Bit-check}}$  is given in the electrical characteristics. During  $T_{\text{Startup}}$  and  $T_{\text{Bit-check}}$ , the current consumption is  $I_S = I_{\text{Son}}$ . The condition of the receiver is indicated on pin IC\_ACTIVE. The average current consumption in polling mode is dependent on the duty cycle of the active mode and can be calculated as:

$$I_{\text{Spoll}} = \frac{I_{\text{Soff}} \times T_{\text{Sleep}} + I_{\text{Son}} \times (T_{\text{Startup}} + T_{\text{Bit-check}})}{T_{\text{Sleep}} + T_{\text{Startup}} + T_{\text{Bit-check}}}$$

During  $T_{\text{Sleep}}$  and  $T_{\text{Startup}}$ , the receiver is not sensitive to a transmitter signal. To guarantee the reception of a transmitted command, the transmitter must start the telegram with an adequate preburst. The required length of the preburst depends on the polling parameters  $T_{\text{Sleep}}$ ,  $T_{\text{Startup}}$ ,  $T_{\text{Bit-check}}$  and the start-up time of a connected microcontroller,  $T_{\text{Start\_microcontroller}}$ . Thus,  $T_{\text{Bit-check}}$  depends on the actual bit rate and the number of bits ( $N_{\text{Bit-check}}$ ) to be tested.

The following formula indicates how to calculate the preburst length.

$$T_{\text{Purburst}} \geq T_{\text{Sleep}} + T_{\text{Startup}} + T_{\text{Bit-check}} + T_{\text{Start\_microcontroller}}$$

### 8.1 Sleep Mode


The length of period  $T_{\text{Sleep}}$  is defined by the 5-bit word sleep of the OPMODE register, the extension factor  $X_{\text{Sleep}}$  (according to [Table 11-8 on page 24](#)), and the basic clock cycle  $T_{\text{Clk}}$ . It is calculated to be:

$$T_{\text{Sleep}} = \text{Sleep} \times X_{\text{Sleep}} \times 1024 \times T_{\text{Clk}}$$

The maximum value of  $T_{\text{Sleep}}$  is about 60ms if  $X_{\text{Sleep}}$  is set to 1. The time resolution is about 2ms in that case. The sleep time can be extended to almost half a second by setting  $X_{\text{Sleep}}$  to 8.  $X_{\text{Sleep}}$  can be set to 8 by bit  $X_{\text{SleepStd}}$  to "1".

Setting the configuration word sleep to its maximal value puts the receiver into a permanent sleep mode. The receiver remains in this state until another value for Sleep is programmed into the OPMODE register. This is particularly useful when several devices share a single data line. (It can also be used for microcontroller polling: using pin POLLING/\_ON, the receiver can be switched on and off.)

**Figure 8-1. Polling Mode Flow Chart**




## 8.2 Bit-check Mode

In bit-check mode the incoming data stream is examined to distinguish between a valid signal from a corresponding transmitter and signals due to noise. This is done by subsequent time frame checks where the distances between 2 signal edges are continuously compared to a programmable time window. The maximum number of these edge-to-edge tests, before the receiver switches to receiving mode, is also programmable.

### 8.3 Configuring the Bit Check


Assuming a modulation scheme that contains two edges per bit, two time frame checks verify one bit. This is valid for Manchester, bi-phase, and most other modulation schemes. The maximum count of bits to be checked can be set to 0, 3, 6, or 9 bits using the variable  $N_{\text{Bit-check}}$  in the OPMODE register. This implies 0, 6, 12, and 18 edge-to-edge checks respectively. If  $N_{\text{Bit-check}}$  is set to a higher value, the receiver is less likely to switch to receiving mode due to noise. In the presence of a valid transmitter signal, the bit check takes less time if  $N_{\text{Bit-check}}$  is set to a lower value. In polling mode, the bit-check time is not dependent on  $N_{\text{Bit-check}}$ . Figure 8-2 shows an example where three bits are tested successfully and the data signal is transferred to pin DATA.

**Figure 8-2. Timing Diagram for Complete Successful Bit Check**



According to Figure 8-3, the time window for the bit check is defined by two separate time limits. If the edge-to-edge time  $t_{ee}$  is in between the lower bit-check limit  $T_{\text{Lim\_min}}$  and the upper bit-check limit  $T_{\text{Lim\_max}}$ , the check continues. If  $t_{ee}$  is smaller than  $T_{\text{Lim\_min}}$  or  $t_{ee}$  exceeds  $T_{\text{Lim\_max}}$ , the bit check is terminated and the receiver switches to sleep mode.

**Figure 8-3. Valid Time Window for Bit Check**



For best noise immunity using a low span between  $T_{\text{Lim\_min}}$  and  $T_{\text{Lim\_max}}$  is recommended. This is achieved using a fixed frequency at a 50% duty cycle for the transmitter preburst. A “11111...” or a “10101...” sequence in Manchester or bi-phase is suitable for this. A good compromise between receiver sensitivity and susceptibility to noise is a time window of  $\pm 30\%$  regarding the expected edge-to-edge time  $t_{ee}$ . Using pre-burst patterns that contain various edge-to-edge time periods, the bit-check limits must be programmed according to the required span.

The bit-check limits are determined by means of the formula below.

$$T_{\text{Lim\_min}} = \text{Lim\_min} \times T_{\text{XClk}}$$

$$T_{\text{Lim\_max}} = (\text{Lim\_max} - 1) \times T_{\text{XClk}}$$

$\text{Lim\_min}$  and  $\text{Lim\_max}$  are defined by a 5-bit word each within the LIMIT register.


Using above formulas,  $\text{Lim\_min}$  and  $\text{Lim\_max}$  can be determined according to the required  $T_{\text{Lim\_min}}$ ,  $T_{\text{Lim\_max}}$  and  $T_{\text{XClk}}$ . The time resolution defining  $T_{\text{Lim\_min}}$  and  $T_{\text{Lim\_max}}$  is  $T_{\text{XClk}}$ . The minimum edge-to-edge time  $t_{ee}$  ( $t_{\text{DATA\_L\_min}}$ ,  $t_{\text{DATA\_H\_min}}$ ) is defined according to the Section 8.6 “Digital Signal Processing” on page 14. The lower limit should be set to  $\text{Lim\_min} \geq 10$ . The maximum value of the upper limit is  $\text{Lim\_max} = 63$ .

If the calculated value for  $\text{Lim\_min}$  is  $< 19$ , it is recommended to check 6 or 9 bits ( $N_{\text{Bit-check}}$ ) to prevent switching to receiving mode due to noise.


Figure 8-4, Figure 8-5, and Figure 8-6 illustrate the bit check for the bit-check limits  $Lim\_min = 14$  and  $Lim\_max = 24$ . When the IC is enabled, the signal processing circuits are enabled during  $T_{Start-up}$ . The output of the ASK/FSK demodulator ( $Dem\_out$ ) is undefined during that period. When the bit check becomes active, the bit-check counter is clocked with the cycle  $T_{XCik}$ .

Figure 8-4 shows how the bit check proceeds if the bit-check counter value  $CV\_Lim$  is within the limits defined by  $Lim\_min$  and  $Lim\_max$  at the occurrence of a signal edge. In Figure 8-5 the bit check fails as the value  $CV\_Lim$  is lower than the limit  $Lim\_min$ . The bit check also fails if  $CV\_Lim$  reaches  $Lim\_max$ . This is illustrated in Figure 8-6.


**Figure 8-4. Timing Diagram During Bit Check**



**Figure 8-5. Timing Diagram for Failed Bit Check (Condition:  $CV\_Lim < Lim\_min$ )**



**Figure 8-6. Timing Diagram for Failed Bit Check (Condition:  $CV\_Lim \geq Lim\_max$ )**



## 8.4 Duration of the Bit Check

If no transmitter signal is present during the bit check, the output of the ASK/FSK demodulator delivers random signals. The bit check is a statistical process and  $T_{\text{Bit-check}}$  varies for each check. Therefore, an average value for  $T_{\text{Bit-check}}$  is given in the electrical characteristics.  $T_{\text{Bit-check}}$  depends on the selected baud-rate range and on  $T_{\text{Clk}}$ . A higher baud-rate range causes a lower value for  $T_{\text{Bit-check}}$  resulting in a lower current consumption in polling mode.

In the presence of a valid transmitter signal,  $T_{\text{Bit-check}}$  is dependent on the frequency of that signal,  $f_{\text{Sig}}$ , and the count of the checked bits,  $N_{\text{Bit-check}}$ . A higher value for  $N_{\text{Bit-check}}$  thereby results in a longer period for  $T_{\text{Bit-check}}$  requiring a higher value for the transmitter pre-burst  $T_{\text{Preburst}}$ .

## 8.5 Receiving Mode

If the bit check was successful for all bits specified by  $N_{\text{Bit-check}}$ , the receiver switches to receiving mode. According to [Figure 8-2 on page 12](#), the internal data signal is switched to pin DATA in that case, and the data clock is available after the start bit has been detected (see [Figure 9-1 on page 17](#)). A connected microcontroller can be woken up by the negative edge at pin DATA or by the data clock at pin DATA\_CLK. The receiver stays in that condition until it is switched back to polling mode explicitly.


## 8.6 Digital Signal Processing

The data from the ASK/FSK demodulator (Dem\_out) is digitally processed in different ways and as a result converted into the output signal data. This processing depends on the selected baud-rate range (BR\_Range). [Figure 8-7](#) illustrates how Dem\_out is synchronized by the extended clock cycle  $T_{\text{XClk}}$ . This clock is also used for the bit-check counter. Data can change its state only after  $T_{\text{XClk}}$  has elapsed. The edge-to-edge time period  $t_{\text{ee}}$  of the Data signal as a result is always an integral multiple of  $T_{\text{XClk}}$ .


The minimum time period between two edges of the data signal is limited to  $t_{\text{ee}} \geq T_{\text{DATA\_min}}$ . This implies an efficient suppression of spikes at the DATA output. At the same time it limits the maximum frequency of edges at DATA. This eases the interrupt handling of a connected microcontroller.

The maximum time period for DATA to stay low is limited to  $T_{\text{DATA\_L\_max}}$ . This function is employed to ensure a finite response time in programming or switching off the receiver via pin DATA.  $T_{\text{DATA\_L\_max}}$  is therefore longer than the maximum time period indicated by the transmitter data stream. [Figure 8-9 on page 15](#) gives an example where Dem\_out remains Low after the receiver has switched to receiving mode.


**Figure 8-7. Synchronization of the Demodulator Output**



**Figure 8-8. Debouncing of the Demodulator Output**



**Figure 8-9. Steady L State Limited DATA Output Pattern after Transmission**



After the end of a data transmission, the receiver remains active. Depending of the bit Noise\_Disable in the OPMODE register, the output signal at pin DATA is high or random noise pulses appear at pin DATA (see Section 10. “Digital Noise Suppression” on page 20). The edge-to-edge time period  $t_{ee}$  of the majority of these noise pulses is equal or slightly higher than  $T_{DATA\_min}$ .


## 8.7 Switching the Receiver Back to Sleep Mode

The receiver can be set back to polling mode via pin DATA or via pin POLLING/\_ON.

When using pin DATA, this pin must be pulled to low by the connected microcontroller for the period  $t_1$ . Figure 8-10 on page 15 illustrates the timing of the OFF command (see Figure 13-2 on page 27). The minimum value of  $t_1$  depends on the BR\_Range. The maximum value for  $t_1$  is not limited; however, exceeding the specified value to prevent erasing the reset marker is not recommended. Note also that an internal reset for the OPMODE and the LIMIT register is generated if  $t_1$  exceeds the specified values. This item is explained in more detail in the Section 11. “Configuring the Receiver” on page 22. Setting the receiver to sleep mode via DATA is achieved by programming bit 1 to “1” during the register configuration. Only one sync pulse ( $t_3$ ) is issued.


The duration of the OFF command is determined by the sum of  $t_1$ ,  $t_2$ , and  $t_{10}$ . The sleep time  $T_{Sleep}$  elapses after the OFF command. Note that the capacitive load at pin DATA is limited (see Section 14. “Data Interface” on page 29).

**Figure 8-10. Timing Diagram of the OFF Command using Pin DATA**





**Figure 8-11. Timing Diagram of the OFF Command using Pin POLLING/\_ON**



**Figure 8-12. Activating the Receiving Mode using Pin POLLING/\_ON**




Figure 8-11 illustrates how to set the receiver back to polling mode using pin POLLING/\_ON. The pin POLLING/\_ON must be held to low for the time period  $t_{on2}$ . After the positive edge on pin POLLING/\_ON and the delay  $t_{on3}$ , the polling mode is active and the sleep time  $T_{Sleep}$  elapses.

Using the POLLING/\_ON command is faster than using pin DATA; however, this requires the use of an additional connection to the microcontroller.

Figure 8-12 illustrates how to set the receiver to receiving mode using the pin POLLING/\_ON. The pin POLLING/\_ON must be held to low. After the delay  $t_{on1}$ , the receiver changes from sleep mode to start-up mode regardless of the programmed values for  $T_{Sleep}$  and  $N_{Bit-check}$ . As long as POLLING/\_ON is held to low, the values for  $T_{Sleep}$  and  $N_{Bit-check}$  is ignored, but not deleted (see Section 10. “Digital Noise Suppression” on page 20).

If the receiver is polled exclusively by a microcontroller,  $T_{Sleep}$  must be programmed to 31 (permanent sleep mode). In this case the receiver remains in sleep mode as long as POLLING/\_ON is held to high.

## 9. Data Clock

The pin DATA\_CLK makes a data shift clock available to sample the data stream into a shift register. Using this data clock, a microcontroller can easily synchronize the data stream. This clock can only be used for Manchester and bi-phase coded signals.

### 9.1 Generation of the Data Clock

After a successful bit check, the receiver switches from polling mode to receiving mode and the data stream is available at pin DATA. In receiving mode, the data clock control logic (Manchester/bi-phase demodulator) is active and examines the incoming data stream. This is done, as with the bit check, by subsequent time frame checks where the distance between two edges is continuously compared to a programmable time window. As illustrated in [Figure 9-1 on page 17](#), only two distances between two edges in Manchester and bi-phase coded signals are valid (T and 2T).

The limits for T are the same as used with the bit check. They can be programmed in the LIMIT-register (Lim\_min and Lim\_max, see [Table 11-10 on page 25](#) and [Table 11-11 on page 25](#)).

The limits for 2T are calculated as follows:

Lower limit of 2T:  $\text{Lim\_min\_2T} = (\text{Lim\_min} + \text{Lim\_max}) - (\text{Lim\_max} - \text{Lim\_min})/2$

Upper limit of 2T:  $\text{Lim\_max\_2T} = (\text{Lim\_min} + \text{Lim\_max}) + (\text{Lim\_max} - \text{Lim\_min})/2$

(If the result for 'Lim\_min\_2T' or 'Lim\_max\_2T' is not an integer value, it is rounded up.)


The data clock is available, after the data clock control logic has detected the distance 2T (Start bit) and is issued with the delay  $t_{\text{Delay}}$  after the edge on pin DATA (see [Figure 9-1 on page 17](#)).

If the data clock control logic detects a timing or logical error (Manchester code violation), as illustrated in [Figure 9-2 on page 18](#) and [Figure 9-3 on page 18](#), it stops the output of the data clock. The receiver remains in receiving mode and starts with the bit check. If the bit check was successful and the start bit has been detected, the data clock control logic starts again with the generation of the data clock (see [Figure 9-4 on page 18](#)).


Use the function of the data clock only in conjunction with the bit check 3, 6 or 9 is recommended. If the bit check is set to 0 or the receiver is set to receiving mode using the pin POLLING/\_ON, the data clock is available if the data clock control logic has detected the distance 2T (Start bit).

Note that for bi-phase-coded signals, the data clock is issued at the end of the bit.


**Figure 9-1. Timing Diagram of the Data Clock**




**Figure 9-2. Data Clock Disappears Because of a Timing Error**



**Figure 9-3. Data Clock Disappears Because of a Logical Error**



**Figure 9-4. Output of the Data Clock After a Successful Bit Check**




The delay of the data clock is calculated as follows:  $t_{\text{Delay}} = t_{\text{Delay1}} + t_{\text{Delay2}}$


$t_{\text{Delay1}}$  is the delay between the internal signals Data\_Out and Data\_In. For the rising edge,  $t_{\text{Delay1}}$  depends on the capacitive load  $C_L$  at pin DATA and the external pull-up resistor  $R_{\text{pup}}$ . For the falling edge,  $t_{\text{Delay1}}$  depends additionally on the external voltage  $V_X$  (see Figure 9-5, Figure 9-6 and Figure 13-2 on page 27). When the level of Data\_In is equal to the level of Data\_Out, the data clock is issued after an additional delay  $t_{\text{Delay2}}$ .

Note that the capacitive load at pin DATA is limited. If the maximum tolerated capacitive load at pin DATA is exceeded, the data clock disappears (see Section 14. "Data Interface" on page 29).

**Figure 9-5. Timing Characteristic of the Data Clock (Rising Edge on Pin DATA)**



**Figure 9-6. Timing Characteristic of the Data Clock (Falling Edge of the Pin DATA)**



## 10. Digital Noise Suppression

After a data transmission, digital noise appears on the data output (see [Figure 10-1](#)). To prevent digital noise keeping the connected microcontroller busy, it can be suppressed in two different ways:

- Automatic noise suppression
- Controlled noise suppression by the microcontroller


### 10.1 Automatic Noise Suppression

The receiver changes to bit-check mode at the end of a valid data stream if the bit Noise\_Disable ([Table 11-9 on page 24](#)) in the OPMODE register is set to 1 (default). The digital noise is suppressed, and the level at pin DATA is high. The receiver changes back to receiving mode, if the bit check was successful.


This method of noise suppression is recommended if the data stream is Manchester or bi-phase coded and is active after power on.

[Figure 10-3](#) illustrates the behavior of the data output at the end of a data stream. If the last period of the data stream is a high period (rising edge to falling edge), a pulse occurs on pin DATA. The length of the pulse depends on the selected baud-rate range.


**Figure 10-1. Output of Digital Noise at the End of the Data Stream**



**Figure 10-2. Automatic Noise Suppression**




**Figure 10-3. Occurrence of a Pulse at the End of the Data Stream**



## 10.2 Controlled Noise Suppression by the Microcontroller

Digital noise appears at the end of a valid data stream if the bit Noise\_Disable (see [Table 11-9 on page 24](#)) in the OPMODE register is set to 0. To suppress the noise, the pin POLLING/\_ON must be set to low. The receiver remains in receiving mode. The OFF command then causes a change to start-up mode. The programmed sleep time (see [Table 11-7 on page 24](#)) is not executed because the level at pin POLLING/\_ON is low; however, the bit check is active in this case. The OFF command also activates the bit check if the pin POLLING/\_ON is held to low. The receiver changes back to receiving mode if the bit check was successful. To activate the polling mode at the end of the data transmission, the pin POLLING/\_ON must be set to high. This way of suppressing the noise is recommended if the data stream is not Manchester or bi-phase coded.

**Figure 10-4. Controlled Noise Suppression**



## 11. Configuring the Receiver

The Atmel® ATA5723C/ATA5724C/ATA5728C receiver is configured using two 12-bit RAM registers called OPMODE and LIMIT. The registers can be programmed by means of the bidirectional DATA port. If the register content has changed due to a voltage drop, this condition is indicated by a the output pattern called reset marker (RM). If this occurs, the receiver must be reprogrammed. After a power-on reset (POR), the registers are set to default mode. If the receiver is operated in default mode, there is no need to program the registers. [Table 11-3 on page 22](#) shows the structure of the registers. According to [Table 11-1](#), bit 1 defines whether the receiver is set back to polling mode using the OFF command (see “[Receiving Mode](#)” on [page 14](#)) or whether it is programmed. Bit 2 represents the register address. It selects the appropriate register to be programmed. For high programming reliability, bit 15 (Stop bit), at the end of the programming operation, must be set to 0.

**Table 11-1. Effect of Bit 1 and Bit 2 on Programming the Registers**

Bit 1	Bit 2	Action
1	x	The receiver is set back to polling mode (OFF command)
0	1	The OPMODE register is programmed
0	0	The LIMIT register is programmed

**Table 11-2. Effect of Bit 15 on Programming the Register**

Bit 15	Action
0	The values are written into the register (OPMODE or LIMIT)
1	The values are not written into the register

**Table 11-3. Effect of the Configuration Words within the Registers**

Bit 1	Bit 2	Bit 3	Bit 4	Bit 5	Bit 6	Bit 7	Bit 8	Bit 9	Bit 10	Bit 11	Bit 12	Bit 13	Bit 14	Bit 15
OFF command														
1	–	–	–	–	–	–	–	–	–	–	–	–	–	–
–	OPMODE register													–
0	1	BR_Range		N <sub>Bit-check</sub>		Modulation	Sleep					X <sub>Sleep</sub>	Noise Suppression	0
		Baud1	Baud0	BitChk1	BitChk0	ASK/_FSK	Sleep4	Sleep3	Sleep2	Sleep1	Sleep0	X <sub>SleepStd</sub>	Noise_Disable	
Default values of Bit 3...14		0	0	0	1	0	0	0	1	1	0	0	1	–
–	LIMIT register													–
0	0	Lim_min					Lim_max					–		
		Lim_min5	Lim_min4	Lim_min3	Lim_min2	Lim_min1	Lim_min0	Lim_max5	Lim_max4	Lim_max3	Lim_max2	Lim_max1	Lim_max0	0
Default values of Bit 3...14		0	1	0	1	0	1	1	0	1	0	0	1	–

The following tables illustrate the effect of the individual configuration words. The default configuration is highlighted for each word.

BR\_Range sets the appropriate baud-rate range and simultaneously defines XLim. XLim is used to define the bit-check limits  $T_{Lim\_min}$  and  $T_{Lim\_max}$  as shown in [Table 11-10 on page 25](#) and [Table 11-11 on page 25](#).

**Table 11-4. Effect of the configuration word BR\_Range**

BR_Range		Baud-rate Range/Extension Factor for Bit-check Limits (XLim)
Baud1	Baud0	
0	0	BR_Range0 (BR_Range0 = 1.0Kbit/s to 1.8Kbit/s) XLim = 8 (default)
0	1	BR_Range1 (BR_Range1 = 1.8Kbit/s to 3.2Kbit/s) XLim = 4
1	0	BR_Range2 (BR_Range2 = 3.2Kbit/s to 5.6Kbit/s) XLim = 2
1	1	BR_Range3 (BR_Range3 = 5.6Kbit/s to 10Kbit/s) XLim = 1

**Table 11-5. Effect of the Configuration word  $N_{Bit-check}$**

$N_{Bit-check}$		Number of Bits to be Checked
BitChk1	BitChk0	
0	0	0
0	1	3 (default)
1	0	6
1	1	9

**Table 11-6. Effect of the Configuration Bit Modulation**

Modulation	Selected Modulation
ASK/_FSK	–
0	FSK (default)
1	ASK



**Table 11-7. Effect of the Configuration Word Sleep**

Sleep					Start Value for Sleep Counter ( $T_{Sleep} = Sleep \times X_{Sleep} \times 1024 \times T_{Clk}$ )
Sleep4	Sleep3	Sleep2	Sleep1	Sleep0	
0	0	0	0	0	0 (Receiver polls continuously until a valid signal occurs)
0	0	0	0	1	If $X_{Sleep} = 1$ $T_{Sleep} = 2.11ms$ for $f_{RF} = 868.3MHz$ , $T_{Sleep} = 2.12ms$ for $f_{RF} = 433.92MHz$ $T_{Sleep} = 2.08ms$ for $f_{RF} = 315MHz$
0	0	0	1	0	2
0	0	0	1	1	3
...	...	...	...	...	...
0	0	1	1	0	If $X_{Sleep} = 1$ $T_{Sleep} = 12.69ms$ for $f_{RF} = 868.3MHz$ , $T_{Sleep} = 12.71ms$ for $f_{RF} = 433.92MHz$ $T_{Sleep} = 12.52ms$ for $f_{RF} = 315MHz$
...	...	...	...	...	...
1	1	1	0	1	29
1	1	1	1	0	30
1	1	1	1	1	31 (permanent sleep mode)

**Table 11-8. Effect of the Configuration Bit XSleep**

$X_{Sleep}$	Extension Factor for Sleep Time ( $T_{Sleep} = Sleep \times X_{Sleep} \times 1024 \times T_{Clk}$ )
$X_{SleepStd}$	
0	1 (default)
1	8

**Table 11-9. Effect of the Configuration Bit Noise Suppression**

Noise Suppression	Suppression of the Digital Noise at Pin DATA
Noise_Disable	
0	Noise suppression is inactive
1	Noise suppression is active (default)

**Table 11-10. Effect of the Configuration Word Lim\_min**

Lim_min <sup>(1)</sup> (Lim_min < 10 is not Applicable)						Lower Limit Value for Bit Check
Lim_min5	Lim_min4	Lim_min3	Lim_min2	Lim_min1	Lim_min0	( $T_{Lim\_min} = Lim\_min \times XLim \times T_{Clk}$ )
0	0	1	0	1	0	10
0	0	1	0	1	1	11
0	0	1	1	0	0	12
..	..	..	..	..	..	
0	1	0	1	0	1	21 (default, BR_Range0) $T_{Lim\_min} = 347\mu s$ for $f_{RF} = 868.3MHz$ $T_{Lim\_min} = 347\mu s$ for $f_{RF} = 433.92MHz$ $T_{Lim\_min} = 342\mu s$ for $f_{RF} = 315MHz$ )
..	..	..	..	..	..	
1	1	1	1	0	1	61
1	1	1	1	1	0	62
1	1	1	1	1	1	63

Note: 1. Lim\_min is also used to determine the margins of the data clock control logic (see Section 9. “Data Clock” on page 17).

**Table 11-11. Effect of the Configuration Word Lim\_max**

Lim_max <sup>(1)</sup> (Lim_max < 12 is not applicable)						Upper Limit Value for Bit Check
Lim_max5	Lim_max4	Lim_max3	Lim_max2	Lim_max1	Lim_max0	( $TLim\_max = (Lim\_max - 1) \times XLim \times T_{Clk}$ )
0	0	1	1	0	0	12
0	0	1	1	0	1	13
0	0	1	1	1	0	14
..	..	..	..	..	..	
1	0	1	0	0	1	41 (default, BR_Range0) $T_{Lim\_max} = 661\mu s$ for $f_{RF} = 868.3MHz$ $T_{Lim\_max} = 662\mu s$ for $f_{RF} = 433.92MHz$ $T_{Lim\_max} = 652\mu s$ for $f_{RF} = 315MHz$ )
..	..	..	..	..	..	
1	1	1	1	0	1	61
1	1	1	1	1	0	62
1	1	1	1	1	1	63

Note: 1. Lim\_max is also used to determine the margins of the data clock control logic (see Section 9. “Data Clock” on page 17).