



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



## Features

- AVR® microcontroller core with 1Kbyte SRAM and 24Kbyte RF library in firmware (ROM)
- Atmel® ATA8515: No user memory — RF library in firmware only
- Atmel ATA8510: 20Kbyte of user Flash
- Supported frequency ranges
  - Low-band 310MHz to 318MHz, 418MHz to 477MHz
  - High-band 836MHz to 956MHz
  - 315.00MHz/433.92MHz/868.30MHz and 915.00MHz with one 24.305MHz crystal
- Low current consumption
  - 9.8mA for RXMode (low-band), 1.2mA for 21ms cycle three-channel polling
  - 9.4mA/13.8mA for TXMode (low-band, Pout = 6dBm/10dBm)
- Typical OFFMode current of 5nA (maximum 600nA at  $V_S = 3.6V$  and  $T = 85^\circ C$ )
- Programmable output power  $-12dBm$  to  $+14.5dBm$  (0.4dB step)
- Supports the 0dBm class of ARIB STD-T96
- ASK shaping to reduce spectral bandwidth of modulated PA output signal
- Input 1dB compression point
  - $-48dBm$  (full sensitivity level)
  - $-20dBm$  (active antenna damping)
- Programmable channel frequency with fractional-N PLL
  - 93Hz resolution for low-band
  - 185Hz resolution for high-band
- FSK deviation  $\pm 0.375kHz$  to  $\pm 93kHz$
- FSK sensitivity (Manchester coded) at 433.92MHz
 

• $-108.5dBm$ at 20Kbit/s	$\Delta f = \pm 20kHz$	BWIF = 165kHz
• $-111dBm$ at 10Kbit/s	$\Delta f = \pm 10kHz$	BWIF = 165kHz
• $-114dBm$ at 5Kbit/s	$\Delta f = \pm 5kHz$	BWIF = 165kHz
• $-122.5dBm$ at 0.75Kbit/s	$\Delta f = \pm 0.75kHz$	BWIF = 25kHz
- ASK sensitivity (Manchester coded) at 433.92MHz
 

• $-110.5dBm$ at 20Kbit/s	BWIF = 80kHz
• $-125dBm$ at 0.5Kbit/s	BWIF = 25kHz
- Programmable Rx-IF bandwidth 25kHz to 366kHz (approximately 10% steps)

- Blocking (BWIF = 165kHz): 64dBc at frequency offset = 1MHz and 48dBc at 225kHz
- High image rejection: 55dB at 315MHz/433.92MHz and 47dB at 868.3MHz/915MHz without calibration
- Supported data rate in buffered mode 0.5Kbit/s to 80Kbit/s (120Kbit/s NRZ)
- Supports pattern-based wake-up and start of frame identification
- Flexible service configuration concept with on-the-fly (OTF) modification (in IDLEMode) of SRAM service parameters (data rate, ... )
  - Each service consists of
    - One service-specific configuration part
    - Three channel-specific configuration parts
  - Three service configurations are located in EEPROM
  - Two service configurations are located in SRAM and can be modified via SPI or embedded application software
- Digital RSSI with very high relative accuracy of  $\pm 1$ dB thanks to digitized IF processing
- Programmable clock output derived from crystal frequency
- 1024byte EEPROM data memory for transceiver configuration
- SPI interface for Rx/Tx data access and transceiver configuration
- 500Kbit SPI data rate for short periods on SPI bus and host controller
- On demand services (SPI or API) without polling or telegram reception
- Integrated temperature sensor
- Self check and calibration with temperature measurement
- Configurable EVENT signal indicates the status of the IC to an external microcontroller
- Automatic antenna tuning at Tx center frequency for loop antenna
- Automatic low-power channel polling
- Flexible polling configuration concerning timing, order and participating channels
- Fast Rx/Tx reaction time
- Power-up (typical 1.5ms OFFMode -> TXMode, OFFMode -> RXMode)
- RXMode <-> TXMode switching (typical 500 $\mu$ s)
- Supports mixed ASK/FSK telegrams
- Non-byte aligned data reception and transmission
- Software customization
- Antenna diversity with external switch via GPIO control
- Antenna diversity with internal SPDT switch
- Supply voltage range 1.9V to 3.6V
- Temperature range  $-40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$
- ESD protection at all pins ( $\pm 4$ kV HBM,  $\pm 200$ V MM,  $\pm 750$ V FCDM)
- Small 5 $\times$ 5mm QFN32 package/pitch 0.5mm
- Suitable for applications governed by EN 300 220 and FCC part 15, title 47

## Applications

---

- Remote Control System
- Home and Building Automation
- Wireless Sensor Networks
- Weather stations
- Battery operated remote controls
- Smoke detectors
- Wireless alarm and security systems



# 1. General Description

## 1.1 Introduction

The Atmel® ATA8510/15 is a highly integrated, low-power UHF ASK/FSK RF transceiver with an integrated AVR® microcontroller.

The Atmel ATA8510/15 is partitioned into three sections; an RF front end, a digital baseband and the low-power 8-bit AVR microcontroller. The product is designed for the ISM frequency bands in the ranges of 310MHz to 318MHz, 418MHz to 477MHz and 836MHz to 956MHz. The external part count is kept to a minimum due to the very high level of integration in this device. By combining outstanding RF performance with highly sophisticated baseband signal processing, robust wireless communication can be easily achieved. The receive path uses a low-IF architecture with an integrated double quadrature receiver and digitized IF processing. This results in high image rejection and excellent blocking performance. The transmit path uses a closed loop fractional-N modulator with Gauss shaping and pre-emphasis functionality for high data rates. In addition, highly flexible and configurable baseband signal processing allows the transceiver to operate in several scanning, wake-up and automatic self-polling scenarios. For example, during polling the IC can scan for specific message content (IDs) and save valid telegram data in the FIFO buffer for later retrieval. The device integrates two receive paths that enable a parallel search for two telegrams with different modulations, data rates, wake-up conditions, etc.

The Atmel ATA8510/15 implements a flexible service configuration concept and supports up to 15 channels. The channels are grouped into five service configurations with three channels each. Three service configurations are located in the EEPROM. Two service configurations are located in the SRAM to allow on-the-fly modifications during IDLEMode via SPI commands or application software. The application software is located in the Flash for Atmel ATA8510. Highly configurable and autonomous scanning capability enables flexible polling scenarios with up to 15 channels. The configuration of the transceiver is stored in a 1024byte EEPROM. The SPI interface enables external control and device reconfiguration.

**Table 1-1. Program Memory Comparison of Atmel ATA8510/15 Devices**

Device	Atmel Firmware ROM	User Flash	User ROM
Atmel ATA8515	24Kbyte	-	-
Atmel ATA8510	24Kbyte	20Kbyte	-

In the Atmel ATA8510 the internal microcontroller with 20Kbyte user flash can be used to add custom extensions to the Atmel firmware. The Atmel ATA8515 embeds only the firmware ROM without user memory.

The debugWIRE and ISP interface are available for programming purposes.

## 1.2 System Overview

Figure 1-1. Circuit Overview




Figure 1-1 shows an overview of the main functional blocks of the Atmel® ATA8510/15. External control of the Atmel ATA8510/15 is performed through the SPI pins SCK, MOSI, MISO, and NSS on port B. The configuration of the Atmel ATA8510/15 is stored in the EEPROM and a large portion of the functionality is defined by the firmware located in the ROM and processed by the AVR®. An SPI command can trigger the AVR to configure the hardware according to settings that are stored in the EEPROM and start up a given system mode (e.g., RXMode, TXMode or PollingMode). Internal events such as “Start of Telegram” or “FIFO empty” are signaled to an external microcontroller on pin 28 (PB6/EVENT).


During the start-up of a service, the relevant part of the EEPROM content is copied to the SRAM. This allows faster access by the AVR during the subsequent processing steps and eliminates the need to write to the EEPROM during runtime because parameters can be modified directly in the SRAM. As a consequence the user does not need to observe the EEPROM read/write cycle limitations.

It is important to note that all PWRON and NPWRON pins (PC1..5, PB4, PB7) are active in OFFMode. This means that even if the Atmel ATA8510/15 is in OFFMode and the DVCC voltage is switched off, the power management circuitry within the Atmel ATA8510/15 biases these pins with VS.

AVR ports can be used as button inputs, external LNA supply voltage (RX\_ACTIVE), LED drivers, EVENT pin, switching control for additional SPDT switches, general purpose digital inputs, or wake-up inputs, etc. Some functionality of these ports is already implemented in the firmware and can be activated by adequate EEPROM configurations. Other functionality is available only through custom software residing in the 20Kbyte flash program memory (Atmel ATA8510).

## 1.3 Pinning

Figure 1-2. Pin Diagram



Note: The exposed die pad is connected to the internal die.

Table 1-2. Pin Description

Pin No.	Pin Name	Type	Equivalent Circuit	Description
1	RFIN_LB	Analog		LNA input for low-band frequency range (< 500MHz)
2	RFIN_HB	Analog		LNA input for high-band frequency range (> 500MHz)

**Table 1-2. Pin Description (Continued)**

Pin No.	Pin Name	Type	Equivalent Circuit	Description
3	SPDT_RX	Analog		Rx switch output (damped signal output)
4	SPDT_ANT	Analog		Antenna input (RXMode) and output (TXMode) of the SPDT switch
5	ANT_TUNE	Analog		Antenna tuning input
6	SPDT_TX	Analog	See also circuit pin 3 and pin 4 	TXMode input of the SPDT switch
7	RF_OUT	Analog		Power amplifier output
8	VS_PA	Analog		Power amplifier supply, connect to VS

**Table 1-2. Pin Description (Continued)**

Pin No.	Pin Name	Type	Equivalent Circuit	Description
9	TEST_EN	–		Test enable, connected to GND in application
10	XTAL1	Analog		Crystal oscillator pin 1 (input)
11	XTAL2	Analog		Crystal oscillator pin 2 (output)
12	AVCC	Analog	See <a href="#">Section 4.1 on page 22</a>	RF front end supply regulator output
13	VS	Analog	See <a href="#">Section 4.1 on page 22</a> and pins 7, 8, and 9	Main supply voltage input
14	PC0	Digital		Main : AVR Port C0 Alternate : PCINT8 / NRESET / DebugWIRE
15	PC1	Digital		Main : AVR Port C1 Alternate : NPWRON1 / PCINT9 / EXT_CLK
16	PC2	Digital		Main : AVR Port C2 Alternate : NPWRON2 / PCINT10 / TRPA
17	PC3	Digital		Main : AVR Port C3 Alternate : NPWRON3 / PCINT11 / TMDO / TxD
18	PC4	Digital		Main : AVR Port C4 Alternate : NPWRON4 / PCINT12 / INT0 / TMDI / RxD
19	PC5	Digital		Main : AVR Port C5 Alternate : NPWRON5 / PCINT13 / TRPB / TMDO_CLK



**Table 1-2. Pin Description (Continued)**

Pin No.	Pin Name	Type	Equivalent Circuit	Description
20	DVCC	–	See <a href="#">Section 4.1 on page 22</a>	Digital supply voltage regulator output
21	DGND	–	See <a href="#">Section 4.1 on page 22</a>	Digital ground
22	PB0	Digital		Main : AVR Port B0 Alternate : PCINT0 / CLK_OUT
23	PB1	Digital		Main : AVR Port B1 Alternate : PCINT1 / SCK
24	PB2	Digital		Main : AVR Port B2 Alternate : PCINT2 / MOSI (SPI Master Out Slave In)
25	PB3	Digital		Main : AVR Port B3 Alternate : PCINT3 / MISO (SPI Master In Slave Out)
26	PB4	Digital		Main : AVR Port B4 Alternate : PWRON / PCINT4 / LED1 (strong high side driver)
27	PB5	Digital		Main : AVR Port B5 Alternate : PCINT5 / INT1 / NSS
28	PB6	Digital		Main : AVR Port B6 Alternate : PCINT6 / EVENT (firmware controlled external micro-controller event flag)
29	PB7	Digital		Main : AVR Port B7 Alternate : NPWRON6/ PCINT7/ RX_ACTIVE (strong high side driver) / LED0 (strong low side driver)
30	AGND	–	See <a href="#">Section 4.1 on page 22</a>	Analog ground
31	ATEST_IO2	–		RF front end test I/O 2 connected to GND in application
32	ATEST_IO1	–		RF front end test I/O 1 connected to GND in application
	GND	–	See <a href="#">Section 4.1 on page 22</a>	Ground/backplane on exposed die pad

## 1.4 Typical Applications

### 1.4.1 Typical 3V Application with External Microcontroller

Figure 1-3. Typical 3V Application with External Microcontroller




Figure 1-3 shows a typical application circuit with an external host microcontroller for the 315MHz or 433.92MHz band running from a 3V lithium cell. The Atmel® ATA8510/15 stays in OFFMode until NPWRON1 (PC1) is used to wake it up. In OFFMode the Atmel ATA8510/15 draws typically less than 5nA (600nA maximum at 3.6V/85°C).

In OFFMode all Atmel ATA8510/15 AVR® ports PB0..PB7 and PC0..PC5 are switched to input. PC0..PC5 and PB7 have internal pull-up resistors ensuring that the voltage at these ports is VS. PB0..PB6 are tri-state inputs and require additional consideration. PB1, PB2, and PB5 have defined voltages since they are connected to the output of the external microcontroller. PB4 is connected to ground to avoid unwanted power-ups. PB0, PB3 and PB6 do not require external circuitry since the internal circuit avoids transverse currents in OFFMode. The external microcontroller has to tolerate the floating inputs. Otherwise additional pull-down resistors are required on these floating lines.

Typically, the key fob buttons are connected to the external microcontroller and the Atmel ATA8510/15 wake-up is done by pulling NPWRON1 (pin 15) to ground. If there are not enough ports for button inputs on the microcontroller, it is possible to connect up to four additional buttons to the ports PC2..PC5. In this case, the occurrence of a port event (button pressed) generates an event on pin 28. The corresponding port event is available in the event registers.

A PCB trace loop antenna is typically used in this type of application. An internal antenna tuning procedure tunes the resonant frequency of this loop antenna to the Tx frequency. This is accomplished with an integrated variable capacitor on the ANT\_TUNE pin. RF\_OUT and RF\_IN are optimally matched to the SPDT\_TX and SPDT\_RX pins of the integrated Rx/Tx switch. The SPDT\_ANT pin has an impedance of 50Ω for both the Rx and Tx functions. The DC output voltage of the power amplifier is required at the SPDT\_TX pin for proper operation. Also, the RFIN pin needs a DC path to ground, which is easily achieved with the matching shunt inductor. The impedance of the loop antenna is transformed to 50Ω with three capacitors, two of them external and one built-in at the ANT\_TUNE pin.

Together with the fractional-N PLL within the Atmel® ATA8510/15, an external crystal is used to fix the Rx and Tx frequency. Accurate load capacitors for this crystal are integrated to reduce the system part count and cost. Only four supply blocking capacitors are needed to decouple the different supply voltages AVCC, DVCC, VS, and VS\_PA of the Atmel ATA8510/15. The exposed die pad is the RF and analog ground of the Atmel ATA8510/15. It is connected directly to AGND via a fused lead. For applications operating in the 868.3MHz or 915MHz frequency bands a high-band RF input, RFIN\_HB, is supplied and must be used instead of RFIN\_LB. The Atmel ATA8510/15 is controlled using specific SPI commands via the SPI interface, and an internal EEPROM for application specific configurations.

## 1.4.2 Typical 3V Stand-Alone Application

Figure 1-4. Typical 3V Stand-alone Application




Figure 1-4 shows a stand-alone key fob application circuit for 315MHz or 433.92MHz running from a 3V lithium cell. The Atmel ATA8510/15 stays in OFFMode until one of the NPWRON ports PC1..PC5 is pulled to ground level, waking up the circuit. The NPWRON ports PC1..PC5 have internal 50kΩ pull-up resistors and can be left open if not used.

The user application software within the 20Kbyte Flash (Atmel ATA8510) is used to control the Atmel ATA8510/15 transceiver together with the firmware in the 24Kbyte ROM. The Atmel ATA8515 is not suitable for this application. The RF and decoupling circuitry is similar to [Figure 1-3 on page 9](#).

In this application, an LED is connected to PB7. Alternatively, an additional wake-up button can be used on PB7 instead of an LED. An LED can also be connected to PB4. However, note the additional pull-down resistor connected in parallel that is needed to prevent transverse currents in OFFMode. This special case only applies to PB4 because of its active input characteristics (PWRON).

## 2. System Functional Description

### 2.1 Overview

#### 2.1.1 Service-based Concept

The Atmel® ATA8510/15 is a highly configurable UHF transceiver. The configuration is stored in an internal 1024-byte EEPROM. The master system control is performed by firmware. General chip-wide settings are loaded from the EEPROM to hardware registers during system initialization. During start-up of a transmit or receive mode the specific settings are loaded from the EEPROM or SRAM to the current service in the SRAM and from there to the corresponding hardware registers.

A complete configuration set of the transceiver is called “service” and includes RF settings, demodulation settings, and telegram handling information. Each service contains three channels which differ in the RF receive or transmit frequencies.

The Atmel ATA8510/15 supports five services which can be configured in various ways to meet customer requirements. Three service configurations are located in the EEPROM space. They are fixed configurations which should not be changed during runtime.

Two service configurations are located in the SRAM space and can be modified by USER SW in a Flash application or by an SPI command during IDLEMode.


A service consists of

- One service-specific configuration part
- Three channel-specific configuration parts

Further configurations for PollingMode and RSSI are available and can be modified in IDLEMode via an SPI command and/or User SW.

Figure 2-1 gives an overview on the service based-concept.

Figure 2-1. Service-based Concept Overview



## 2.1.2 Supported Telegrams

### 2.1.2.1 Telegram Structure

The Atmel® ATA8510/15 supports the transmission and reception of a wide variety of telegrams and protocols. Generally no special structure is required from a telegram to be received or transmitted by the Atmel ATA8510/15. However, designated hardware and software features are built in for the blocks that are depicted in [Figure 2-2](#). Using this structure or parts of it can increase the sensitivity and robustness of the broadcast.

**Figure 2-2. Telegram Structure**



#### **Desync:**

The de-synchronization is usually a coding violation with a length of several symbols that should provoke a defined restart of the receiver. The use of a de-synchronization leads to more deterministic receiver behavior, reducing the required preamble length. This can be favorable in timing-critical and energy-critical applications.

#### **Preamble:**

The preamble is a pattern that is sent before the actual data payload to synchronize the receiver and provide the starting point of the payload. A very regular pattern (e.g., 1-0-1-0...) is recommended for synchronization (“wake-up pattern, WUP”, sometimes also called “pre-burst”) while a unique, well-defined pattern of up to 32 symbols is required to mark the start of the data payload (“start frame identifier, SFID” or “start bit”). In polling scenarios the WUP can be tens or hundreds of ms long.

#### **Data Payload:**

The data payload contains the actual information content of the telegram. It can be NRZ or Manchester-coded. The length of the payload is application dependent, typically 1..64 bytes.

#### **Checksum:**

A checksum can be calculated across the data payload to verify that the data have been received correctly. A typical example is an 8-bit CRC checksum. Data bits at the beginning of the payload can be excluded from the CRC calculation.

#### **Stop Sequence:**

The stop sequence is a short data pattern (typically 2 to 6 symbols) to mark the end of the telegram. A coding violation can be used to prevent additional (non-deterministic) data from being received.

### 2.1.2.2 NRZ and Manchester Coding

Within this document the following wording is used:


The expression data “bit” describes the real information content that is to be broadcast. This information can be coded in “symbols” (sometimes also called “chips”) which are then physically transmitted from sender to receiver. The receiver has to decode the “symbols” back into data “bits” to access the information. The “symbol rate” is therefore always greater or equal to the “bit rate”.

The Atmel ATA8510/15 supports two coding modes: Manchester coding and non-return-to-zero (NRZ) coding.

NRZ coding is implemented in a straightforward manner: One bit is represented by one symbol.

Manchester coding implements two symbols per data bit. There is always a transition between the two symbols of one data bit so that one data bit always consists of a “0” and a “1”. The polarity can be either way as shown in [Figure 2-3 on page 13](#).

**Figure 2-3. Manchester Code**




Manchester coding has many advantages such as simple clock recovery, no DC component, and error detection by code violation. Drawbacks are the coding/decoding effort and the increased symbol rate which is twice the data rate.

## 2.2 Operating Modes Overview

This section gives an overview of the operating modes supported by the Atmel® ATA8510/15 as shown in Figure 2-4.

**Figure 2-4. Operating Modes Overview**





After connecting the supply voltage to the VS pin, the Atmel ATA8510/15 always starts in OFFMode. All internal circuits are disconnected from the power supply. Therefore, no SPI communication is supported. The Atmel ATA8510/15 can be woken up by activating the PWRON pin or one of the NPWRONx pins. This triggers the power-on sequence. After the system initialization the Atmel ATA8510/15 reaches the IDLEMode.

The IDLEMode is the basic system mode supporting SPI communication and transitions to all other operating modes. There are two options of the IDLEMode requiring configuration in the EEPROM settings:

- IDLEMode(RC) with low power consumption using the fast RC (FRC) oscillator for processing
- IDLEMode(XTO) with active crystal oscillator for high accuracy clock output or timing measurements

The transmit mode (TXMode) enables data transmission using the selected service/channel configurations. It is usually enabled by the SPI command “Set System Mode”, or directly after power-on, when selected in the EEPROM setting.

The receive mode (RXMode) provides data reception on the selected service/channel configuration. The precondition for data reception is a valid preamble. The receiver continuously scans for a valid telegram and receives the data if all pre-configured checks are successful. The RXMode is usually enabled by the SPI command “Set System Mode”, or directly after power-on, when selected in the EEPROM setting.

In PollingMode the receiver is activated for a short period of time to check for a valid telegram on the selected service/channel configurations. The receiver is deactivated if no valid telegram is found and a sleep period with very low power consumption elapses. This process is repeated periodically in accordance with the polling configuration. The initial settings are stored in the EEPROM and copied during firmware initialization to the SRAM. This allows modification of the PollingMode timing and service/channel configuration during IDLEMode.

The tune and check mode (TCMode) offers calibration and self-checking functionality for the VCO, and FRC oscillators as well as for antenna tuning, temperature measurement, and polling cycle accuracy. This mode is activated via the SPI command “Calibrate and Check”. When selected in the EEPROM settings, tune and check tasks are also used during system initialization after power-on. Furthermore, they can also be activated periodically during PollingMode.

Table 2-1 shows the relations between the operating modes and their corresponding power supplies, clock sources, and sleep mode settings.

**Table 2-1. Operating Modes versus Power Supplies and Oscillators**

Operation Mode	AVR Sleep Mode	DVCC	AVCC	XTO	SRC	FRC
OFFMode	-	off	off	off	off	off
IDLEMode(RC)	Active mode Power-down <sup>(1)</sup>	on	off off	off off	on on	on off
IDLEMode(XTO)	Active mode Power-down <sup>(1)</sup>		on on	on on	on on	off off
TXMode	Active mode		on	on	on	off
RXMode	Active mode		on	on	on	off
PollingMode(RC) - Active period - Sleep period	Active mode Power-down <sup>(1)</sup>		on off	on off	on on	on off
PollingMode(XTO) - Active period - Sleep period	Active mode Power-down <sup>(1)</sup>		on on	on on	on on	off off


Notes: 1. During IDLEMode(RC) and IDLEMode(XTO) the AVR<sup>®</sup> microcontroller enters sleep mode to reduce current consumption. The sleep mode of the microcontroller section can be defined in the EEPROM. The power-down mode is recommended for keeping current consumption low.

## 3. Hardware

### 3.1 Overview

The Atmel® ATA8510/15 consists of an analog front end, digital signal processing blocks (DSP), an 8-bit AVR® sub-system and various supply modules such as oscillators and power regulators. A hardware block diagram of the Atmel ATA8510/15 is shown in Figure 3-1.

Figure 3-1. Block Diagram



Together with the fractional-N PLL, the crystal oscillator (XTO) generates the local oscillator (LO) signal for the mixer in RXMode. The RF signal comes either from the low-band input (RFIN\_LB) or from the high-band input (RFIN\_HB) and is amplified by the low-noise amplifier (LNA) and down-converted by the mixer to the intermediate frequency (IF) using the LO signal. A 10dB IF amplifier with low-pass filter characteristic is used to achieve enhanced system sensitivity without affecting blocking performance.

After the mixer, the IF signal is sampled using a high-resolution analog-to-digital converter (ADC).

Within the Rx digital signal processing (Rx DSP) the received signal from the ADC is filtered by a digital channel filter and demodulated. Two data receive paths, path A and path B, are included in the Rx DSP after the digital channel filter.

In addition, the receive path can be configured to provide the digital output of an internal temperature sensor (Temp(9)).

In TXMode the fractional-N PLL generates the Tx frequency. The power amplifier (PA) generates an RF output power signal programmable from  $-10\text{dBm}$  to  $+14\text{dBm}$  at RF\_OUT. The FSK modulation is performed by changing the frequency setting of the fractional-N PLL dynamically with Tx digital signal processing (Tx DSP). Digital preemphasis and digital Gauss filtering can be activated in the Tx DSP in order to achieve higher data rates or reduce occupied bandwidth. The ASK modulation is performed by switching the power amplifier on and off. An ASK shaping filter is available to reduce the transmitted bandwidth of the modulated PA output signal. The shaping filter can also be used at the start and end of an FSK transmission.

With the single pole double throw (SPDT) switch the RF signal from the antenna is switched to RFIN in RXMode and from RF\_OUT to the antenna in TXMode. An adjustable capacitor and an RF level detector on ANT\_TUNE are used to tune the center frequency of loop antennas to reduce tolerances and capacitive proximity effects.

The system is controlled by an AVR<sup>®</sup> CPU with 24KB firmware ROM and 20KB user flash for the Atmel<sup>®</sup> ATA8510. 1024-byte EEPROM, 1024-byte SRAM, and other peripherals are supporting the transceiver handling. Two GPIO ports, PB[7:0] and PC[5:0], are available for external digital connections, for example, as an alternate function the SPI interface is connected to port B. The Atmel ATA8510/15 is controlled by the EEPROM configuration and SPI commands and the functional behavior is mainly determined by firmware in the ROM. Much of the configuration can be modified by the EEPROM settings. The firmware running on the AVR gives access to the hardware functionality of the Atmel ATA8510/15. Extensions to this firmware can be added in the 20KB of Flash memory for the Atmel ATA8510. The Rx DSP and Tx DSP registers are addressed directly and accessible from the AVR. A set of sequencer state machines is included to perform Rx and Tx path operations (such as enable, disable, receive, transmit) which require a defined timing parallel to the AVR program execution.

The power management contains low-dropout (LDO) regulators and reset circuits for the supply voltages VS, AVCC and DVCC, of the Atmel ATA8510/15. In OFFMode all the supply voltages AVCC and DVCC, are switched off to achieve very low current consumption. The Atmel ATA8510/15 can be powered up by activating the PWRON pin or one of the NPWRON[6:1] pins because they are still active in OFFMode. The AVCC domain can be switched on and off independently from DVCC. The Atmel ATA8510/15 includes two idle modes. In IDLEMode(RC) only the DVCC voltage regulator, the FRC and SRC oscillators are active and the AVR uses a power-down mode to achieve low current consumption. The same power-down mode can be used during the inactive phases of the PollingMode. In IDLEMode(XTO) the AVCC voltage domain as well as the XTO are additionally activated.

An integrated watchdog timer is available to restart the Atmel ATA8510/15 when it is not served within the configured time-out period.

## 3.2 Receive Path

### 3.2.1 Overview

The receive path consists of a low-noise amplifier (LNA), mixer, IF amplifier, analog-to-digital converter (ADC), and an Rx digital signal processor (Rx DSP). The fractional-N PLL and the XTO deliver the local oscillator frequency in RXMode. The receive path is controlled by the RF front-end registers.

Two separate LNA inputs, one for low-band and one for high-band, are provided to obtain optimum performance matching for each frequency range and to allow multi-band applications. A radio frequency (RF) level detector at the LNA output and a switchable damping included into the single-pole double-throw (SPDT) switch is used in the presence of large blockers to achieve enhanced system blocking performance.

The mixer converts the received RF signal to a low intermediate frequency (IF) of about 250kHz. A double-quadrature architecture is used for the mixer to achieve high image rejection. Additionally, the third-order suppression of the local oscillator (LO) harmonics makes receiving without a front-end SAW filter less critical, such as in a car key fob application.

An IF amplifier provides additional gain and improves the receiver sensitivity by 2-3dB. Because of built-in filter function, the in-band compression is degraded by 10dB, while the out-of-band compression remains unchanged.

The ADC converts the IF signal into the digital domain. Due to the high effective resolution of the ADC, the channel filter and received signal strength indicator (RSSI) can be realized in the digital signal domain. Therefore, no analog gain control (AGC) potentially leading to critical timing issues or analog filtering is required in front of the ADC. This leads to a receiver front end with excellent blocking performance up to the 1dB compression point of the LNA and mixer, and a steep digital channel filter can be used.

The Rx DSP performs the channel filtering and converts the digital output signal of the ADC to the baseband for demodulation. Due to the digital realization of these functions the Rx DSP can be adapted to the needs of many different applications. Channel bandwidth, data rate, modulation type, wake-up criteria, signal checks, clock recovery, and many other properties are configurable. The RSSI value is realized completely in the digital signal domain, enabling very high relative and absolute accuracy that is only deteriorated by the gain errors of the LNA, mixer, and ADC.

Two independent receive paths A and B are integrated in the Rx DSP after the channel filter and allow the use of different data rates, modulation types, and protocols without the need to power up the receive path more than once to decide which signal should be received. This results in a reduced polling current in several applications.


The integration of remote keyless entry (RKE), passive entry and go (PEG) and tire-pressure monitoring systems (TPM) into one module is simplified because completely different protocols can be supported and a low polling current is achieved. It is even possible to configure different receive RF bands for different applications by using the two LNA inputs. For example, a TPM receiver can be realized at 433.92MHz while a PEG system uses the 868MHz ISM band with multi-channel communication.

### 3.2.2 Rx Digital Signal Processing (Rx DSP)

The Rx digital signal processing (DSP) block performs the digital filtering, decoding, checking, and byte-wise buffering of the Rx samples that are derived from the ADC as shown in Figure 3-2. The Rx DSP provides the following outputs:

- Raw demodulated data at the TRPA/B pins
- Decoded data at the TMDO and TMDO\_CLK pins
- Buffered data bytes toward the data FIFO and ID check block
- Auxiliary information about the signal such as the received signal strength indication (RSSI) and the frequency offset of the received signal from the selected center frequency (RXFOA/B)

Figure 3-2. Rx DSP Overview



The channel filter determines the receiver bandwidth. Its output is used for both receiving paths A and B, making it necessary to configure the filter to match both paths. The receiving paths A and B are identical and consist of an ASK/FSK demodulator with attached signal checks, a frame synchronizer which supports pattern-based searches for the telegram start and a 1-byte hardware buffer with integrated CRC checker for the received data.

Depending on the signal checks, one path is selected which writes the received data to the data FIFO and optionally to the ID check block.

The RSSI values are determined by the demodulator and written via the RSSI buffer to the support FIFO where the latest 16 values are stored for further processing.

### 3.3 Transmit Path


The Atmel® ATA8510/15 integrates a transmitter that is capable of sending data with various options:

- Frequency bands 310MHz to 318MHz, 418MHz to 477MHz, 836MHz to 956MHz
- Data rates up to 80kBit/s Manchester or 120Ksym/s NRZ in buffered and transparent mode
- ASK or FSK modulation
- Transparent or buffered mode
- ASK shaping filter
- Gauss-shaping digital filter

This section describes the hardware blocks that are integrated to perform the transmit functionality.

Figure 3-3 shows a block diagram of the transmit data path.

Figure 3-3. Transmit Data Path



The transmission data source can be selected from a register bit, the transparent input pin 18 (TMDI), and the Tx modulator that fetches the data from the DFIFO and SFIFO.

If ASK/OOK modulation is selected, the data stream is used to directly switch the power amplifier on and off. The transmitted carrier frequency is set by the PLL frequency synthesizer.

If FSK modulation is selected, the data stream is used to switch between two frequencies that are generated by the PLL frequency synthesizer. The power amplifier is constantly on. Power ramping (ASK shaping) can be used during on and off switching. To reduce the occupied bandwidth a digital Gauss-shaping filter can be enabled. For data rates above 20kHz Manchester or 40kHz NRZ-coding a digital preemphasis filter has to be enabled to compensate for the PLL loop filter.

## 3.4 AVR Controller


### 3.4.1 AVR Controller Sub-System

The AVR<sup>®</sup> controller sub-system consists of the AVR CPU core, its program memory, and a data bus with data memory and peripheral blocks attached. The receive path and the transmit path also have their user interfaces connected to the data bus.

### 3.4.2 CPU Core

The main function of the CPU core is to ensure correct program execution. For this reason, the CPU core must be able to access memories, perform calculations, control peripherals, and handle interrupts.

Figure 3-4. Overview of Architecture



In order to maximize performance and parallelism, the AVR uses a Harvard architecture—with separate memories and buses for program and data. Instructions in the program memory are executed with single-level pipelining. While one instruction is being executed, the next instruction is prefetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is in-system reprogrammable Flash memory and ROM.

The fast-access register file contains  $32 \times 8$ -bit general purpose working registers with a single clock cycle access time. This allows a single-cycle arithmetic and logic unit (ALU) operation. In a typical ALU operation, two operands are output from the register file, the operation is executed, and the result is stored back in the register file - in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for data space addressing, enabling efficient address calculations. One of these address pointers can also be used as an address pointer for lookup tables in the Flash program memory. Referred to as 'X,' 'Y,' and 'Z' registers, these higher 16-bit function registers are described later in this section.



The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single register operations can also be executed in the ALU. After an arithmetic operation, the status register is updated to reflect information about the result of the operation.

The program flow is provided by conditional and unconditional jump and call instructions which are able to directly address the entire address space. Most AVR<sup>®</sup> instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

The program memory space is divided in two sections, the boot program section and the application program section. Both sections have dedicated lock bits for write and read/write protection. The store program memory (SPM) instruction that writes into the application Flash memory section must reside in the boot program section.

During interrupts and subroutine calls, the return address of the program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM—the stack size is thus only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the stack pointer (SP) in the reset routine before subroutines or interrupts are executed. The SP is read/write accessible in the I/O space. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All interrupts have a separate interrupt vector in the interrupt vector table. The interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher the priority.

The I/O memory space contains 64 addresses for CPU peripheral functions as control registers, SPI, and other I/O functions. The I/O memory can be accessed directly, or as the data space locations following those of the register file, 0x20 - 0x5F. In addition, the circuit has extended I/O space from 0x60 - 0x1FF and SRAM where only the ST/STS/STD and LD/LDS/LDD instructions can be used.


### 3.5 Power Management

The IC has four power domains:

1. VS – Unregulated battery voltage input
2. DVCC – Internally regulated digital supply voltage. Typical value is 1.35V.
3. AVCC – Internally regulated RF front end and XTO supply. Typical value is 1.85V.

The Atmel® ATA8510/15 can be operated from  $V_S = 1.9V$  to  $3.6V$ .

**Figure 3-5. Power Supply Management**




## 4. Electrical Characteristics

### 4.1 ESD Protection Circuits

GND is the exposed die pad of the Atmel® ATA8510/15 which is internally connected to AGND (pin 30). All zener diodes shown in Figure 4-1 (marked as power clamps) are realized with dynamic clamping circuits and not physical zener diodes. Therefore, DC currents are not clamped to the shown voltages.

Figure 4-1. Atmel ATA8510/15 ESD Protection Circuit



## 4.2 Absolute Maximum Ratings

Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameters	Symbol	Min.	Max.	Unit
Junction temperature	T <sub>j</sub>		+150	°C
Storage temperature	T <sub>stg</sub>	-55	+125	°C
Ambient temperature	T <sub>amb</sub>	-40	+85	°C
Supply voltage	V <sub>VS</sub>	-0.3	4.0	V
Supply voltage PA (1.9..3.6V application)	V <sub>VS_PA</sub>	-0.3	4.0	V
Maximum input level (input matched to 50Ω)	P <sub>in_max</sub>		+10	dBm
ESD (Human Body Model) all pins	HBM	-4	+4	kV
ESD (Machine Model) all pins	MM	-200	+200	V
ESD (Field Induced Charged Device Model) all pins	FCDM	-750	+750	V
Maximum RF amplitude at pin 5 (ANT_TUNE) <sup>(1)</sup>	ANTTUNE		4.0	Vp
Maximum peak voltage at pin 4 (SPDT_ANT) <sup>(1)</sup>	SPDTANT	-0.3	VS + 0.3	V
Maximum peak voltage at pin 6 (SPDT_TX) <sup>(1)</sup>	SPDPTX	-0.3	VS + 0.3	V

Note: 1. Customer application needs to be designed properly

## 4.3 Thermal Resistance

Parameters	Symbol	Value	Unit
Thermal Resistance, Junction Ambient, Soldered according to JEDEC	R <sub>th_JA</sub>	35	K/W

## 4.4 Supply Voltages and Current Consumption

All parameters refer to GND (backplane) and are valid for  $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{VS} = 1.9\text{V}$  to  $3.6\text{V}$  over all process tolerances unless otherwise specified. Typical values are given at  $V_{VS} = 3\text{V}$ ,  $T_{amb} = 25^{\circ}\text{C}$ , and for a typical process unless otherwise specified. Crystal oscillator frequency  $f_{XTO} = 24.305\text{MHz}$ . Standard Atmel® EEPROM settings are used unless marked with \*1.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Typ.	Max.	Unit	Type*
1.00	Supply voltage range $V_{VS}$	3V application *1	13	$V_{VS}$	1.9	3.0	3.6	V	A
1.05	Supply voltage rise time		13	$V_{VS\_rise}$			1	V/ $\mu\text{s}$	D
1.10	Supply voltage range $V_{VS\_PA}$	3V application *1	8	$V_{VS\_PA}$	1.9	3	3.6	V	A
1.20	OFFMode Current consumption	3V application *1 $T_{amb} = 25^{\circ}\text{C}$ $T_{amb} = 85^{\circ}\text{C}$	8, 13	$I_{OFFMode\_3V}$		5	150 600	nA nA	B B
1.30	IDLEMode(RC) Current consumption	SRC active, AVR in power-down mode, temperature range $-40^{\circ}\text{C}$ to $+65^{\circ}\text{C}$	13	$I_{IDLEMode(RC)}$		50	90	$\mu\text{A}$	B
1.40	IDLEMode(XTO) Current consumption	XTO active, AVR in power-down mode	13	$I_{IDLEMode(XTO)}$		250	400	$\mu\text{A}$	B
1.60	IDLEMode(XTO) Current consumption	With active CLK_OUT $f_{XTO}/6 = 4.05\text{MHz}$ $C_{LOAD\_CLK\_OUT} = 10\text{pF}$ $V_{VS} = 3.6\text{V}$ AVR running with $f_{XTO}/4 = 6.076\text{MHz}$	13, 22	$I_{IDLEMode(XTO)}_{\_CLK\_OUT2}$		1.3	2.5	mA	B
1.80	RXMode Current consumption	AVR running with $f_{XTO}/4$ $f_{RF} = 315\text{MHz}$ *1 $f_{RF} = 433.92\text{MHz}$ $f_{RF} = 868.3\text{MHz}$ *1 $f_{RF} = 915\text{MHz}$ *1	13	$I_{RXMode1}$		9.2 9.8 10.4 10.5	12.7 13.2 14.6 14.7	mA	B A A B
2.00	TXMode Current consumption	$V_{VS} = 3\text{V}$ $P_{out} = +6\text{dBm}$ $f_{RF} = 315\text{MHz}$ *1 $f_{RF} = 433.92\text{MHz}$ $f_{RF} = 868.3\text{MHz}$ *1 $f_{RF} = 915\text{MHz}$ *1				8.9	11		B
						9.4	12		B
						11.5	14.5		B
						11.7	15		B
		$P_{out} = +10\text{dBm}$ *1 $f_{RF} = 315\text{MHz}$ *1 $f_{RF} = 433.92\text{MHz}$ $f_{RF} = 868.3\text{MHz}$ *1 $f_{RF} = 915\text{MHz}$ *1	(7), 8, 13	$I_{TXMode}$		13.1 13.8 17.4 17.4	17 18.5 22.5 23	mA	B B B B
		$P_{out} = +14\text{dBm}$ *1 $f_{RF} = 315\text{MHz}$ *1 $f_{RF} = 433.92\text{MHz}$ $f_{RF} = 868.3\text{MHz}$ *1 $f_{RF} = 915\text{MHz}$ *1				24.3 26.3 32.7 33.5	33 36 45 46		B B B B

\*1) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter  
Pin number in brackets mean, that they are measured matched to  $50\Omega$  on the application board.

## 4.5 RF Receiving Characteristics

All parameters refer to GND (backplane) and are valid for  $T_{amb} = -40^{\circ}\text{C}$  to  $+85^{\circ}\text{C}$ ,  $V_{VS} = 1.9\text{V}$  to  $3.6\text{V}$  over all process tolerances unless otherwise specified. Typical values are given at  $V_{VS} = 3\text{V}$ ,  $T_{amb} = 25^{\circ}\text{C}$ , and for a typical process unless otherwise specified. Crystal oscillator frequency  $f_{XTO} = 24.305\text{MHz}$ . Standard Atmel EEPROM settings are used unless marked with \*1.

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Typ.	Max.	Unit	Type*
<b>Frequency Ranges and Frequency Resolution of PLL for RXMode, TXMode and PollingMode</b>									
3.00	RF operating frequency range 315MHz low-band	FECR.LBNHB = '1' FECR.S4N3 = '0'	1, 7	$f_{\text{Range\_LB1\_315}}$	310	315	318	MHz	A
3.10	RF operating frequency range 433MHz low-band	FECR.LBNHB = '1' FECR.S4N3 = '1'	1, 7	$f_{\text{Range\_LB2\_433}}$	418	433.92	477	MHz	B
3.30	RF operating frequency range High-band	FECR.LBNHB = '0' FECR.S4N3 = '0'	2, 7	$f_{\text{Range\_B4\_868}}$	836	868.3	956	MHz	B
3.40	Frequency resolution PLL	Low-band $f_{XTO}/2^{18}$ High-band $f_{XTO}/2^{17}$	1, 2, 7	$DF_{\text{PLL}}$		92.72 185.43		Hz	B B
<b>RXMode and PollingMode Receive Characteristics</b>									
IF bandwidth specifications are examples usable for parameter extrapolation if other IF bandwidth values are used									
4.00	Receiver 3dB bandwidth	Programmable digital IF filter	1, 2	$BW_{\text{IF}}$	25		366	kHz	B
4.10	ASK and FSK transparent mode data rate Manchester mode	at 25kHz IF-BW at 50kHz IF-BW at 80kHz IF-BW at 165kHz IF-BW at 237kHz IF-BW at 366kHz IF-BW	1, 2	$DR_{\text{TM}}$	0.25		7 14 20 50 80 80	Kbit/s	B B B B B B
4.20	Modulation index FSK	$\eta =$ frequency_deviation / symbol_rate recommended	1, 2	$\eta$	0.5 0.75	1	360 1.25		B B
4.30	Frequency deviation	Maximum usable frequency deviation is baseband clock dependant $f_{\text{DEV\_Max}} = \text{CLK\_BB}/8$ at 25kHz IF-BW at 50kHz IF-BW at 80kHz IF-BW at 165kHz IF-BW at 237kHz IF-BW at 366kHz IF-BW	1, 2	$f_{\text{DEV}}$	$\pm 0.375$ $\pm 0.75$ $\pm 1.2$ $\pm 2.5$ $\pm 3.5$ $\pm 5.4$		$\pm 9$ $\pm 18$ $\pm 26$ $\pm 60$ $\pm 93$ $\pm 93$	kHz	B B B B B B

\*) Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter  
Pin number in brackets mean, that they are measured matched to 50Ω on the application board.