

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









ATmega16M1/ATmega32M1/ATmega64M1/ ATmega32C1/ATmega64C1 Automotive

8-bit AVR Microcontroller with 16K/32K/64Kbytes In-system

DATASHEET

Features

- High performance, low power AVR® 8-bit microcontroller
- Advanced RISC architecture
 - 131 powerful instructions most single clock cycle execution
 - 32 x 8 general purpose working registers
 - Fully static operation
 - Up to 1MIPS throughput per MHz
 - On-chip 2-cycle multiplier
- Data and non-volatile program memory
 - 16K/32K/64Kbytes flash of in-system programmable program memory
 - Endurance: 10,000 write/erase cycles
 - Optional boot code section with independent lock bits
 - In-system programming by on-chip boot program
 - True read-while-write operation
 - 512/1024/2048 Bytes of in-system programmable EEPROM
 - Endurance: 100,000 write/erase cycles
- Programming lock for flash program and EEPROM data security
- 1024/2048/4096 bytes internal SRAM
- On chip debug interface (debugWIRE)
- CAN 2.0A/B with 6 message objects ISO 16845 certified⁽¹⁾
- LIN 2.1 and 1.3 controller or 8-Bit UART
- One 12-bit high-speed PSC (power stage controller) (only Atmel[®] ATmega16/32/64M1)
 - Non overlapping inverted PWM output pins with flexible dead-time
 - Variable PWM duty cycle and frequency
 - Synchronous update of all PWM registers
 - · Auto stop function for emergency event
- Peripheral features
 - One 8-bit general purpose Timer/Counter with separate prescaler, compare mode and capture mode
 - One 16-bit general purpose Timer/Counter with separate prescaler, compare mode and capture mode
 - One master/slave SPI serial interface

- 10-bit ADC
 - Up to 11 single ended channels and 3 fully differential ADC channel pairs
 - Programmable gain (5x, 10x, 20x, 40x) on differential channels
 - Internal reference voltage
 - Direct power supply voltage measurement
- 10-bit DAC for variable voltage reference (comparators, ADC)
- Four analog comparators with variable threshold detection
- 100µA ±6% current source (LIN node identification)
- Interrupt and wake-up on pin change
- Programmable watchdog timer with separate on-chip oscillator
- · On-chip temperature sensor
- Special microcontroller features
 - Low power idle, noise reduction, and power down modes
 - Power on reset and programmable brown out detection
 - In-system programmable via SPI port
 - High precision crystal oscillator for CAN operations (16MHz)
 - Internal calibrated RC oscillator (8MHz)
 - On-chip PLL for fast PWM (32MHz, 64MHz) and CPU (16MHz) (only Atmel® ATmega16/32/64M1)
 - Operating voltage:
 - 2.7V 5.5V
 - Extended operating temperature:
 - -40°C to +125°C
 - · Core speed grade:
 - 0 8MHz at 2.7 4.5V
 - 0 16MHz at 4.5 5.5V


Note: 1. See certification on Atmel web site and note on Section 16.4.3 "Baud Rate" on page 148.

Table 1. ATmega32/64/M1/C1 Product Line-up

Part Number	ATmega32C1	ATmega64C1	ATmega16M1	ATmega32M1	ATmega64M1
Flash size	32Kbyte	64Kbyte	16Kbyte	32Kbyte	64Kbyte
RAM size	2048 bytes	4096 bytes	1024 bytes	2048 bytes	4096 bytes
EEPROM size	1024 bytes	2048 bytes	512 bytes	1024 bytes	2048 bytes
8-bit timer			Yes		
16-bit timer			Yes		
PSC	N	lo		Yes	
PWM outputs	4	4	10	10	10
Fault inputs (PSC)	0	0	3	3	3
PLL	N	lo		Yes	
10-bit ADC channels			11 single 3 differential		
10-bit DAC			Yes		
analog comparators			4		
Current source			Yes		
CAN			Yes		
LIN/UART			Yes		
On-chip temp. sensor			Yes		
SPI interface			Yes		

1. Pin Configurations


Figure 1-1. ATmega16/32/64M1 TQFP32/QFN32 (7*7mm) Package



Note: On the engineering samples (Parts marked AT90PWM324), the ACMPN3 alternate function is not located on PC4. It is located on PE2.



Figure 1-2. ATmega32/64C1 TQFP32/QFN32 (7*7 mm) Package



Note: On the first engineering samples (Parts marked AT90PWM324), the ACMPN3 alternate function is not located on PC4. It is located on PE2.

1.1 Pin Descriptions

Table 1-1. Pin Out Description

QFN32 Pin Number	Mnemonic	Туре	Name, Function and Alternate Function
5	GND	Power	Ground: 0V reference
20	AGND	Power	Analog Ground: 0V reference for analog part
4	VCC	Power	Power Supply
19	AVCC	Power	Analog Power Supply: This is the power supply voltage for analog part
			For a normal use this pin must be connected.
21	AREF	Power	Analog Reference: reference for analog converter. This is the reference voltage of the A/D converter. As output, can be used by external analog
			ISRC (Current Source Output)
			MISO (SPI Master In Slave Out)
8	PB0	I/O	PSCOUT2A (PSC Module 2 Output A)
			PCINT0 (Pin Change Interrupt 0)
			MOSI (SPI Master Out Slave In)
9	PB1	I/O	PSCOUT2B (PSC Module 2 Output B)
			PCINT1 (Pin Change Interrupt 1)
			ADC5 (Analog Input Channel 5)
4.0	550		INT1 (External Interrupt 1 Input)
16	PB2	I/O	ACMPN0 (analog comparator 0 Negative Input)
			PCINT2 (Pin Change Interrupt 2)
			AMP0- (Analog Differential Amplifier 0 Negative Input)
23	PB3	I/O	PCINT3 (Pin Change Interrupt 3)
_			AMP0+ (Analog Differential Amplifier 0 Positive Input)
24	PB4	I/O	PCINT4 (Pin Change Interrupt 4)
			ADC6 (Analog Input Channel 6)
			INT2 (External Interrupt 2 Input)
26	PB5	I/O	ACMPN1 (analog comparator 1 Negative Input)
			AMP2- (Analog Differential Amplifier 2 Negative Input)
			PCINT5 (Pin Change Interrupt 5)
			ADC7 (Analog Input Channel 7)
27	PB6	I/O	PSCOUT1B (PSC Module 1 Output A)
			PCINT6 (Pin Change Interrupt 6)
			ADC4 (Analog Input Channel 4)
			PSCOUTOB (PSC Module 0 Output B)
28	PB7	I/O	SCK (SPI Clock)
			PCINT7 (Pin Change Interrupt 7)
			PSCOUT1A (PSC Module 1 Output A)
30	PC0	I/O	INT3 (External Interrupt 3 Input)
30	1 00	1/0	PCINT8 (Pin Change Interrupt 8)
Note: 1 On	the first engineer	ing complex (Dr	arts marked AT90PWM324) the ACMPN3 alternate function is not located

Note:

1. On the first engineering samples (Parts marked AT90PWM324), the ACMPN3 alternate function is not located on PC4. It is located on PE2.



Table 1-1. Pin Out Description (Continued)

QFN32 Pin						
Number	Mnemonic	Туре	Name, Function and Alternate Function			
			PSCIN1 (PSC Digital Input 1)			
3	PC1	I/O	OC1B (Timer 1 Output Compare B)			
3	PCT	1/0	SS_A (Alternate SPI Slave Select)			
			PCINT9 (Pin Change Interrupt 9)			
			T0 (Timer 0 clock input)			
6	PC2	I/O	TXCAN (CAN Transmit Output)			
			PCINT10 (Pin Change Interrupt 10)			
			T1 (Timer 1 clock input)			
7	PC3	I/O	RXCAN (CAN Receive Input)			
,	FG3	1/0	ICP1B (Timer 1 input capture alternate B input)			
			PCINT11 (Pin Change Interrupt 11)			
			ADC8 (Analog Input Channel 8)			
17	PC4	I/O	AMP1- (Analog Differential Amplifier 1 Negative Input)			
17	F 0-4	1/0	ACMPN3 (analog comparator 3 Negative Input)			
			PCINT12 (Pin Change Interrupt 12)			
			ADC9 (Analog Input Channel 9)			
18	PC5	I/O	AMP1+ (Analog Differential Amplifier 1 Positive Input)			
10	PC5	1/0	ACMP3 (analog comparator 3 Positive Input)			
			PCINT13 (Pin Change Interrupt 13)			
			ADC10 (Analog Input Channel 10)			
22	PC6	I/O	ACMP1 (analog comparator 1 Positive Input)			
			PCINT14 (Pin Change Interrupt 14)			
			D2A (DAC output)			
25	PC7	I/O	AMP2+ (Analog Differential Amplifier 2 Positive Input)			
			PCINT15 (Pin Change Interrupt 15)			
29	PD0	I/O	PSCOUT0A (PSC Module 0 Output A)			
23	1 00	1/0	PCINT16 (Pin Change Interrupt 16)			
			PSCIN0 (PSC Digital Input 0)			
32	PD1	I/O	CLKO (System Clock Output)			
			PCINT17 (Pin Change Interrupt 17)			
			OC1A (Timer 1 Output Compare A)			
1	PD2	I/O	PSCIN2 (PSC Digital Input 2)			
'	1 02	1/0	MISO_A (Programming and alternate SPI Master In Slave Out)			
			PCINT18 (Pin Change Interrupt 18)			
			TXD (UART Tx data)			
			TXLIN (LIN Transmit Output)			
2	PD3	I/O	OC0A (Timer 0 Output Compare A)			
	1 50	1/0	SS (SPI Slave Select)			
			MOSI_A (Programming and alternate Master Out SPI Slave In)			
			PCINT19 (Pin Change Interrupt 19) arts marked AT90PWM324), the ACMPN3 alternate function is not located			

Note: 1. On the first engineering samples (Parts marked AT90PWM324), the ACMPN3 alternate function is not located on PC4. It is located on PE2.



Table 1-1. Pin Out Description (Continued)

QFN32 Pin Number	Mnemonic	Туре	Name, Function and Alternate Function
			ADC1 (Analog Input Channel 1)
			RXD (UART Rx data)
40	DD4	1/0	RXLIN (LIN Receive Input)
12	PD4	I/O	ICP1A (Timer 1 input capture alternate A input)
			SCK_A (Programming and alternate SPI Clock)
			PCINT20 (Pin Change Interrupt 20)
			ADC2 (Analog Input Channel 2)
13	PD5	I/O	ACMP2 (analog comparator 2 Positive Input)
			PCINT21 (Pin Change Interrupt 21)
		I/O	ADC3 (Analog Input Channel 3)
14	PD6		ACMPN2 (analog comparator 2 Negative Input)
14	PD6		INT0 (External Interrupt 0 Input)
			PCINT22 (Pin Change Interrupt 22)
15	PD7	I/O	ACMP0 (analog comparator 0 Positive Input)
15	FD/	1/0	PCINT23 (Pin Change Interrupt 23)
			RESET (Reset Input)
31	PE0	I/O or I	OCD (On Chip Debug I/O)
			PCINT24 (Pin Change Interrupt 24)
			XTAL1 (XTAL Input)
10	PE1	I/O	OC0B (Timer 0 Output Compare B)
			PCINT25 (Pin Change Interrupt 25)
			XTAL2 (XTAL Output)
11	PE2	I/O	ADC0 (Analog Input Channel 0)
			PCINT26 (Pin Change Interrupt 26)

Note:

1. On the first engineering samples (Parts marked AT90PWM324), the ACMPN3 alternate function is not located on PC4. It is located on PE2.




2. Overview

The Atmel® ATmega16/32/64/M1/C1 is a low-power CMOS 8-bit microcontroller based on the AVR® enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the Atmel ATmega16/32/64/M1/C1 achieves throughputs approaching 1MIPS per MHz allowing the system designer to optimize power consumption versus processing speed.

2.1 Block Diagram

Figure 2-1. Block Diagram



The AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The Atmel ATmega16/32/64/M1/C1 provides the following features: 16K/32K/64K bytes of In-System Programmable Flash with Read-while-write capabilities, 512/1024/2048 bytes EEPROM, 1024/2048/4096 bytes SRAM, 27 general purpose I/O lines, 32 general purpose working registers, one Motor Power Stage Controller, two flexible Timer/Counters with compare modes and PWM, one UART with HW LIN, an 11-channel 10-bit ADC with two differential input stages with programmable gain, a 10-bit DAC, a programmable Watchdog Timer with Internal Individual Oscillator, an SPI serial port, an On-chip Debug system and four software selectable power saving modes.



The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI ports, CAN, LIN/UART and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or Hardware Reset. The ADC noise reduction mode stops the CPU and all I/O modules except ADC, to minimize switching noise during ADC conversions. In Standby mode, the Crystal/Resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption.

The device is manufactured using Atmel's high-density nonvolatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed in-system through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The boot program can use any interface to download the application program in the application Flash memory. Software in the boot flash section will continue to run while the application flash section is updated, providing true read-while-write operation. By combining an 8-bit RISC CPU with insystem self-programmable flash on a monolithic chip, the Atmel ATmega16/32/64/M1/C1 is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega16/32/64/M1/C1 AVR is supported with a full suite of program and system development tools including: C compilers, macro assemblers, program debugger/simulators, in-circuit emulators, and evaluation kits.

2.2 Automotive Quality Grade

The Atmel® ATmega16/32/64/M1/C1 have been developed and manufactured according to the most stringent requirements of the international standard ISO-TS-16949. This data sheet contains limit values extracted from the results of extensive characterization (Temperature and Voltage). The quality and reliability of the ATmega16/32/64/M1/C1 have been verified during regular product qualification as per AEC-Q100 grade 1.

As indicated in the ordering information paragraph, the products are available in only one temperature grade.

Table 2-1. Temperature Grade Identification for Automotive Products

Temperature	Temperature Identifier	Comments
– 40, + 125	Z	Full automotive temperature range

2.3 Pin Descriptions

2.3.1 VCC

Digital supply voltage.

2.3.2 GND

Ground.

2.3.3 Port B (PB7..PB0)

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port B also serves the functions of various special features of the Atmel ATmega16/32/64/M1/C1 as listed in Section 9.3.2 "Alternate Functions of Port B" on page 58.

2.3.4 Port C (PC7..PC0)

Port C is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port C also serves the functions of special features of the ATmega16/32/64/M1/C1 as listed in Section 9.3.3 "Alternate Functions of Port C" on page 61.



2.3.5 Port D (PD7..PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, port D pins that are externally pulled low will source current if the pull-up resistors are activated. The port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the Atmel® ATmega16/32/64/M1/C1 as listed on 64.

2.3.6 Port E (PE2..0) RESET/ XTAL1/ XTAL2

Port E is an 3-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The port E output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, port E pins that are externally pulled low will source current if the pull-up resistors are activated. The Port E pins are tri-stated when a reset condition becomes active, even if the clock is not running.

If the RSTDISBL fuse is programmed, PE0 is used as an I/O pin. Note that the electrical characteristics of PE0 differ from those of the other pins of Port E.

If the RSTDISBL fuse is unprogrammed, PE0 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in Table 7-1 on page 39. Shorter pulses are not guaranteed to generate a reset.

Depending on the clock selection fuse settings, PE1 can be used as input to the inverting oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PE2 can be used as output from the inverting oscillator amplifier.

The various special features of Port E are elaborated in Section 9.3.5 "Alternate Functions of Port E" on page 67 and Section 5.1 "Clock Systems and their Distribution" on page 25.

2.3.7 AVCC

AVCC is the supply voltage pin for the A/D converter, D/A converter, current source. It should be externally connected to V_{CC} , even if the ADC, DAC are not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter (see Section 18.6.2 "Analog Noise Canceling Techniques" on page 204).

2.3.8 AREF

This is the analog reference pin for the A/D converter.

2.4 About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.




3. AVR CPU Core

3.1 Introduction

This section discusses the AVR® core architecture in general. The main function of the CPU core is to ensure correct program execution. The CPU must therefore be able to access memories, perform calculations, control peripherals, and handle interrupts.

3.2 Architectural Overview

Figure 3-1. Block Diagram of the AVR Architecture



In order to maximize performance and parallelism, the AVR uses a Harvard architecture – with separate memories and buses for program and data. Instructions in the program memory are executed with a single level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is in-system reprogrammable Flash memory.

The fast-access register file contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This allows single-cycle arithmetic logic unit (ALU) operation. In a typical ALU operation, two operands are output from the register file, the operation is executed, and the result is stored back in the register file – in one clock cycle.



Six of the 32 registers can be used as three 16-bit indirect address register pointers for data space addressing – enabling efficient address calculations. One of the these address pointers can also be used as an address pointer for look up tables in Flash program memory. These added function registers are the 16-bit X-, Y-, and Z-register, described later in this section.

The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single register operations can also be executed in the ALU. After an arithmetic operation, the Status Register is updated to reflect information about the result of the operation.

Program flow is provided by conditional and unconditional jump and call instructions, able to directly address the whole address space. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

Program flash memory space is divided in two sections, the boot program section and the application program section. Both sections have dedicated Lock bits for write and read/write protection. The SPM (store program memory) instruction that writes into the application flash memory section must reside in the boot program section.

during interrupts and subroutine calls, the return address program counter (PC) is stored on the stack. The stack is effectively allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the reset routine (before subroutines or interrupts are executed). The stack pointer (SP) is read/write accessible in the I/O space. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR® architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional global interrupt enable bit in the status register. All interrupts have a separate interrupt vector in the interrupt vector table. The interrupts have priority in accordance with their interrupt vector position. The lower the interrupt vector address, the higher is the priority.

The I/O memory space contains 64 addresses for CPU peripheral functions as control registers, SPI, and other I/O functions. The I/O memory can be accessed directly, or as the data space locations following those of the register file, 0x20 - 0x5F. In addition, the Atmel ATmega16/32/64/M1/C1 has extended I/O space from 0x60 - 0xFF in SRAM where only the ST/STS/STD and LD/LDS/LDD instructions can be used.

3.3 ALU – Arithmetic Logic Unit


The high-performance AVR ALU operates in direct connection with all the 32 general purpose working registers. Within a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed. The ALU operations are divided into three main categories – arithmetic, logical, and bit-functions. Some implementations of the architecture also provide a powerful multiplier supporting both signed/unsigned multiplication and fractional format. See the "Instruction Set" section for a detailed description.

3.4 Status Register

The status register contains information about the result of the most recently executed arithmetic instruction. This information can be used for altering program flow in order to perform conditional operations. Note that the status register is updated after all ALU operations, as specified in the Instruction Set Reference. This will in many cases remove the need for using the dedicated compare instructions, resulting in faster and more compact code.

The status register is not automatically stored when entering an interrupt routine and restored when returning from an interrupt. This must be handled by software.

The AVR Status Register – SREG – is defined as:



• Bit 7 - I: Global Interrupt Enable

The global interrupt enable bit must be set to enabled the interrupts. The individual interrupt enable control is then performed in separate control registers. If the global interrupt enable register is cleared, none of the interrupts are enabled independent of the individual interrupt enable settings. The I-bit is cleared by hardware after an interrupt has occurred, and is set by the RETI instruction to enable subsequent interrupts. The I-bit can also be set and cleared by the application with the SEI and CLI instructions, as described in the instruction set reference.



• Bit 6 - T: Bit Copy Storage

The bit copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source or destination for the operated bit. A bit from a register in the register file can be copied into T by the BST instruction, and a bit in T can be copied into a bit in a register in the register file by the BLD instruction.

• Bit 5 - H: Half Carry Flag

The half carry flag H indicates a half carry in some arithmetic operations. Half carry Is useful in BCD arithmetic. See the "Instruction Set Description" for detailed information.

Bit 4 – S: Sign Bit, S = N ⊕ V

The S-bit is always an exclusive or between the negative flag N and the two's complement overflow flag V. See the "Instruction Set Description" for detailed information.

Bit 3 – V: Two's Complement Overflow Flag

The two's complement overflow flag V supports two's complement arithmetics. See the "Instruction Set Description" for detailed information.

Bit 2 – N: Negative Flag

The negative flag N indicates a negative result in an arithmetic or logic operation. See the "Instruction Set Description" for detailed information.

• Bit 1 - Z: Zero Flag

The zero flag Z indicates a zero result in an arithmetic or logic operation. See the "Instruction Set Description" for detailed information.

• Bit 0 - C: Carry Flag

The carry flag C indicates a carry in an arithmetic or logic operation. See the "Instruction Set Description" for detailed information.

3.5 General Purpose Register File

The register file is optimized for the AVR enhanced RISC instruction set. In order to achieve the required performance and flexibility, the following input/output schemes are supported by the register file:

- One 8-bit output operand and one 8-bit result input
- Two 8-bit output operands and one 8-bit result input
- Two 8-bit output operands and one 16-bit result input
- One 16-bit output operand and one 16-bit result input



Figure 3-2 shows the structure of the 32 general purpose working registers in the CPU.

Figure 3-2. AVR CPU General Purpose Working Registers

Addr. R0 0x00 R1 0x01R2 0x02 ... R13 0x0D R14 0x0E R15 0x0F R16 0x10 R17 0x11 0x1A R26 X-register Low Byte R27 0x1B X-register High Byte R28 0x1C Y-register Low Byte R29 0x1D Y-register High Byte R30 0x1E Z-register Low Byte R31 0x1F Z-register High Byte

Most of the instructions operating on the register file have direct access to all registers, and most of them are single cycle instructions.

As shown in Figure 3-2, each register is also assigned a data memory address, mapping them directly into the first 32 locations of the user data space. Although not being physically implemented as SRAM locations, this memory organization provides great flexibility in access of the registers, as the X-, Y- and Z-pointer registers can be set to index any register in the file.

3.5.1 The X-register, Y-register, and Z-register

General

Purpose


Working

Registers

The registers R26..R31 have some added functions to their general purpose usage. These registers are 16-bit address pointers for indirect addressing of the data space. The three indirect address registers X, Y, and Z are defined as described in

Figure 3-3.

Figure 3-3. The X-, Y-, and Z-registers



In the different addressing modes these address registers have functions as fixed displacement, automatic increment, and automatic decrement (see the instruction set reference for details).

3.6 Stack Pointer

The stack is mainly used for storing temporary data, for storing local variables and for storing return addresses after interrupts and subroutine calls. The stack pointer register always points to the top of the stack. Note that the stack is implemented as growing from higher memory locations to lower memory locations. This implies that a Stack PUSH command decreases the stack pointer.

The stack pointer points to the data SRAM stack area where the subroutine and interrupt stacks are located. This stack space in the data SRAM must be defined by the program before any subroutine calls are executed or interrupts are enabled. The stack pointer must be set to point above 0x100. The stack pointer is decremented by one when data is pushed onto the stack with the PUSH instruction, and it is decremented by two when the return address is pushed onto the stack with subroutine call or interrupt. The stack pointer is incremented by one when data is popped from the stack with the POP instruction, and it is incremented by two when data is popped from the stack with return from subroutine RET or return from interrupt RETI.

The AVR® stack pointer is implemented as two 8-bit registers in the I/O space. The number of bits actually used is implementation dependent. Note that the data space in some implementations of the AVR architecture is so small that only SPL is needed. In this case, the SPH Register will not be present.

Bit	15	14	13	12	11	10	9	8	
	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8	SPH
	SP7	SP6	SP5	SP4	SP3	SP2	SP1	SP0	SPL
'	7	6	5	4	3	2	1	0	•
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value			Top addr	ess of the S	SRAM (0x04	4FF/0x08FF	7/0x10FF)		

3.7 Instruction Execution Timing

This section describes the general access timing concepts for instruction execution. The AVR CPU is driven by the CPU clock clk_{CPU}, directly generated from the selected clock source for the chip. No internal clock division is used.

Figure 3-4 shows the parallel instruction fetches and instruction executions enabled by the Harvard architecture and the fast-access Register File concept. This is the basic pipelining concept to obtain up to 1 MIPS per MHz with the corresponding unique results for functions per cost, functions per clocks, and functions per power-unit.

Figure 3-4. The Parallel Instruction Fetches and Instruction Executions







Figure 3-5 shows the internal timing concept for the Register File. In a single clock cycle an ALU operation using two register operands is executed, and the result is stored back to the destination register.

Figure 3-5. Single Cycle ALU Operation



3.8 Reset and Interrupt Handling

The AVR® provides several different interrupt sources. These interrupts and the separate reset vector each have a separate program vector in the program memory space. All interrupts are assigned individual enable bits which must be written logic one together with the global interrupt enable bit in the status register in order to enable the interrupt. Depending on the program counter value, interrupts may be automatically disabled when boot lock bits BLB02 or BLB12 are programmed. This feature improves software security. See Section 25. "Memory Programming" on page 255 for details.

The lowest addresses in the program memory space are by default defined as the reset and interrupt vectors. The complete list of vectors is shown in Section 8. "Interrupts" on page 47. The list also determines the priority levels of the different interrupts. The lower the address the higher is the priority level. RESET has the highest priority, and next is ANACOMP0 – the analog comparator 0 interrupt. The interrupt vectors can be moved to the start of the boot flash section by setting the IVSEL bit in the MCU control register (MCUCR). Refer to Section 8. "Interrupts" on page 47 for more information. The reset vector can also be moved to the start of the boot flash section by programming the BOOTRST fuse, see Section 24. "Boot Loader Support – Read-while-write Self-Programming ATmega16/32/64/M1/C1" on page 241.

3.8.1 Interrupt Behavior

When an interrupt occurs, the global interrupt enable I-bit is cleared and all interrupts are disabled. The user software can write logic one to the I-bit to enable nested interrupts. All enabled interrupts can then interrupt the current interrupt routine. The I-bit is automatically set when a return from interrupt instruction – RETI – is executed.

There are basically two types of interrupts. The first type is triggered by an event that sets the interrupt flag. For these interrupts, the program counter is vectored to the actual interrupt vector in order to execute the interrupt handling routine, and hardware clears the corresponding interrupt flag. Interrupt flags can also be cleared by writing a logic one to the flag bit position(s) to be cleared. If an interrupt condition occurs while the corresponding interrupt enable bit is cleared, the interrupt flag will be set and remembered until the interrupt is enabled, or the flag is cleared by software. Similarly, if one or more interrupt conditions occur while the global interrupt enable bit is cleared, the corresponding interrupt flag(s) will be set and remembered until the global interrupt enable bit is set, and will then be executed by order of priority.

The second type of interrupts will trigger as long as the interrupt condition is present. These interrupts do not necessarily have interrupt flags. If the interrupt condition disappears before the interrupt is enabled, the interrupt will not be triggered.

When the AVR exits from an interrupt, it will always return to the main program and execute one more instruction before any pending interrupt is served.

Note that the status register is not automatically stored when entering an interrupt routine, nor restored when returning from an interrupt routine. This must be handled by software.

When using the CLI instruction to disable interrupts, the interrupts will be immediately disabled. No interrupt will be executed after the CLI instruction, even if it occurs simultaneously with the CLI instruction. The following example shows how this can be used to avoid interrupts during the timed EEPROM write sequence.



```
Assembly Code Example
      in
                    r16, SREG
                                                 ; store SREG value
      cli
                                                 ; disable interrupts during timed sequence
      sbi
                     EECR, EEMWE
                                                 ; start EEPROM write
      sbi
                     EECR, EEWE
                     SREG, r16
      out
                                                 ; restore SREG value (I-bit)
C Code Example
      char cSREG;
      cSREG = SREG;
                                                 /* store SREG value */
      /* disable interrupts during timed sequence */
      EECR |= (1<<EEMWE); /* start EEPROM write */</pre>
      EECR \mid = (1 << EEWE);
                                                 /* restore SREG value (I-bit) */
      SREG = cSREG;
```

When using the SEI instruction to enable interrupts, the instruction following SEI will be executed before any pending interrupts, as shown in this example.

```
Assembly Code Example

sei ; set Global Interrupt Enable
sleep ; enter sleep, waiting for interrupt
; note: will enter sleep before any pending
; interrupt(s)

C Code Example

_SEI(); /* set Global Interrupt Enable */
_SLEEP(); /* enter sleep, waiting for interrupt */
/* note: will enter sleep before any pending interrupt(s) */
```

3.8.2 Interrupt Response Time

The interrupt execution response for all the enabled AVR® interrupts is four clock cycles minimum. After four clock cycles the program vector address for the actual interrupt handling routine is executed. during this four clock cycle period, the program counter is pushed onto the stack. The vector is normally a jump to the interrupt routine, and this jump takes three clock cycles. If an interrupt occurs during execution of a multi-cycle instruction, this instruction is completed before the interrupt is served. If an interrupt occurs when the MCU is in sleep mode, the interrupt execution response time is increased by four clock cycles. This increase comes in addition to the start-up time from the selected sleep mode.

A return from an interrupt handling routine takes four clock cycles. during these four clock cycles, the program counter (two bytes) is popped back from the stack, the stack pointer is incremented by two, and the I-bit in SREG is set.



4. Memories

This section describes the different memories in the Atmel[®] ATmega16/32/64/M1/C1. The AVR architecture has two main memory spaces, the data memory and the program memory space. In addition, the Atmel ATmega16/32/64/M1/C1 features an EEPROM Memory for data storage. All three memory spaces are linear and regular.


4.1 In-system Reprogrammable Flash Program Memory

The Atmel ATmega16/32/64/M1/C1 contains 16K/32K/64K bytes on-chip in-system reprogrammable flash memory for program storage. Since all AVR® instructions are 16 or 32 bits wide, the Flash is organized as $8K \times 16$, $16K \times 16$, $32K \times 16$. For software security, the flash program memory space is divided into two sections, boot program section and application program section.

The flash memory has an endurance of at least 10,000 write/erase cycles. The Atmel ATmega16/32/64/M1/C1 program counter (PC) is 14/15 bits wide, thus addressing the 8K/16K/32K program memory locations. The operation of boot program section and associated boot lock bits for software protection are described in detail in Section 24. "Boot Loader Support – Read-while-write Self-Programming ATmega16/32/64/M1/C1" on page 241. Section 25. "Memory Programming" on page 255 contains a detailed description on flash programming in SPI or parallel programming mode.

Constant tables can be allocated within the entire program memory address space (see the LPM – Load Program Memory. Timing diagrams for instruction fetch and execution are presented in Section 3.7 "Instruction Execution Timing" on page 15.

Figure 4-1. Program Memory Map



4.2 SRAM Data Memory

Figure 4-2 shows how the Atmel ATmega16/32/64/M1/C1 SRAM memory is organized.

The Atmel ATmega16/32/64/M1/C1 is a complex microcontroller with more peripheral units than can be supported within the 64 locations reserved in the Opcode for the IN and OUT instructions. For the extended I/O space from 0x60 - 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.

The lower 2304 data memory locations address both the register File, the I/O memory, extended I/O memory, and the internal data SRAM. The first 32 locations address the register file, the next 64 location the standard I/O memory, then 160 locations of extended I/O memory, and the next 1024/2048/4096 locations address the internal data SRAM.

The five different addressing modes for the data memory cover: Direct, Indirect with Displacement, Indirect, Indirect with Predecrement, and Indirect with Post-increment. In the register File, registers R26 to R31 feature the indirect addressing pointer registers.




The direct addressing reaches the entire data space.

The Indirect with Displacement mode reaches 63 address locations from the base address given by the Y- or Z-register.

When using register indirect addressing modes with automatic pre-decrement and post-increment, the address registers X, Y, and Z are decremented or incremented.

The 32 general purpose working registers, 64 I/O registers, 160 extended I/O registers, and the 1024/2048/4096 bytes of internal data SRAM in the Atmel[®] ATmega16/32/64/M1/C1 are all accessible through all these addressing modes. The register file is described in Section 3.5 "General Purpose Register File" on page 13.


Figure 4-2. Data Memory Map for 1024/2048/4096 Internal SRAM



4.2.1 SRAM Data Access Times

This section describes the general access timing concepts for internal memory access. The internal data SRAM access is performed in two clk_{CPU} cycles as described in Figure 4-3 on page 19.

Figure 4-3. On-chip Data SRAM Access Cycles





4.3 EEPROM Data Memory

The Atmel[®] ATmega16/32/64/M1/C1 contains 512/1024/2048 bytes of data EEPROM memory. It is organized as a separate data space, in which single bytes can be read and written. The EEPROM has an endurance of at least 100,000 write/erase cycles. The access between the EEPROM and the CPU is described in the following, specifying the EEPROM Address Registers, the EEPROM Data Register, and the EEPROM Control Register.

For a detailed description of SPI and Parallel data downloading to the EEPROM, see Section 25.9 "Serial Downloading" on page 270, and Section 25.6 "Parallel Programming Parameters, Pin Mapping, and Commands" on page 259 respectively.

4.3.1 EEPROM Read/Write Access

The EEPROM Access Registers are accessible in the I/O space.

The write access time for the EEPROM is given in Table 4-2. A self-timing function, however, lets the user software detect when the next byte can be written. If the user code contains instructions that write the EEPROM, some precautions must be taken. In heavily filtered power supplies, V_{CC} is likely to rise or fall slowly on power-up/down. This causes the device for some period of time to run at a voltage lower than specified as minimum for the clock frequency used. Section 4.3.5 "Preventing EEPROM Corruption" on page 23 for details on how to avoid problems in these situations.

In order to prevent unintentional EEPROM writes, a specific write procedure must be followed. Refer to the description of the EEPROM Control Register for details on this.

When the EEPROM is read, the CPU is halted for four clock cycles before the next instruction is executed. When the EEPROM is written, the CPU is halted for two clock cycles before the next instruction is executed.

4.3.2 The EEPROM Address Registers – EEARH and EEARL

Bit	15	14	13	12	11	10	9	8	
	-	-	-	_	1	EEAR10	EEAR9	EEAR8	EEARH
	EEAR7	EEAR6	EEAR5	EEAR4	EEAR3	EEAR2	EEAR1	EEAR0	EEARL
	7	6	5	4	3	2	1	0	
Read/Write	R	R	R	R	R	R/W	R/W	R/W	
	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	
Initial Value	0	0	0	0	0	X	X	X	
	X	X	X	X	Χ	Χ	X	X	

· Bits 15.11 - Reserved Bits

These bits are reserved bits in the ATmega16/32/64/M1/C1 and will always read as zero.

• Bits 9..0 - EEAR10..0: EEPROM Address

The EEPROM address registers – EEARH and EEARL specify the EEPROM address in the 512/1024/2048 bytes EEPROM space. The EEPROM data bytes are addressed linearly between 0 and 511/1023/2047. The initial value of EEAR is undefined. A proper value must be written before the EEPROM may be accessed.

4.3.3 The EEPROM Data Register – EEDR

Bit	7	6	5	4	3	2	1	0	
	EEDR7	EEDR6	EEDR5	EEDR4	EEDR3	EEDR2	EEDR1	EEDR0	EEDR
Read/Write	R/W	l							
Initial Value	0	0	0	0	0	0	0	0	

• Bits 7..0 - EEDR7.0: EEPROM Data

For the EEPROM write operation, the EEDR register contains the data to be written to the EEPROM in the address given by the EEAR register. For the EEPROM read operation, the EEDR contains the data read out from the EEPROM at the address given by EEAR.



4.3.4 The EEPROM Control Register – EECR

Bit	7	6	5	4	3	2	1	0	
	-	-	EEPM1	EEPM0	EERIE	EEMWE	EEWE	EERE	EECR
Read/Write	R	R	R/W	R/W	R/W	R/W	R/W	R/W	•
Initial Value	0	0	X	Х	0	0	Χ	0	

· Bits 7..6 - Reserved Bits

These bits are reserved bits in the ATmega16/32/64/M1/C1 and will always read as zero.

• Bits 5..4 - EEPM1 and EEPM0: EEPROM Programming Mode Bits

The EEPROM Programming mode bit setting defines which programming action that will be triggered when writing EEWE. It is possible to program data in one atomic operation (erase the old value and program the new value) or to split the Erase and Write operations in two different operations. The Programming times for the different modes are shown in Table 4-1. While EEWE is set, any write to EEPMn will be ignored. during reset, the EEPMn bits will be reset to 0b00 unless the EEPROM is busy programming.

Table 4-1. EEPROM Mode Bits

EEPM1	EEPM0	Programming Time	Operation
0	0	3.4ms	Erase and write in one operation (atomic operation)
0	1	1.8ms	Erase only
1	0	1.8ms	Write only
1	1	_	Reserved for future use

• Bit 3 – EERIE: EEPROM Ready Interrupt Enable

Writing EERIE to one enables the EEPROM ready Interrupt if the I bit in SREG is set. Writing EERIE to zero disables the interrupt. The EEPROM ready interrupt generates a constant interrupt when EEWE is cleared. The interrupt will not be generated during EEPROM write or SPM.

• Bit 2 - EEMWE: EEPROM Master Write Enable

The EEMWE bit determines whether setting EEWE to one causes the EEPROM to be written. When EEMWE is set, setting EEWE within four clock cycles will write data to the EEPROM at the selected address If EEMWE is zero, setting EEWE will have no effect. When EEMWE has been written to one by software, hardware clears the bit to zero after four clock cycles. See the description of the EEWE bit for an EEPROM write procedure.

• Bit 1 - EEWE: EEPROM Write Enable

The EEPROM Write Enable Signal EEWE is the write strobe to the EEPROM. When address and data are correctly set up, the EEWE bit must be written to one to write the value into the EEPROM. The EEMWE bit must be written to one before a logical one is written to EEWE, otherwise no EEPROM write takes place. The following procedure should be followed when writing the EEPROM (the order of steps 3 and 4 is not essential):

- Wait until EEWE becomes zero.
- 2. Wait until SPMEN (Store Program Memory Enable) in SPMCSR (Store Program Memory control and status register) becomes zero.
- 3. Write new EEPROM address to EEAR (optional).
- 4. Write new EEPROM data to EEDR (optional).
- 5. Write a logical one to the EEMWE bit while writing a zero to EEWE in EECR.
- 6. Within four clock cycles after setting EEMWE, write a logical one to EEWE.

The EEPROM can not be programmed during a CPU write to the Flash memory. The software must check that the Flash programming is completed before initiating a new EEPROM write. Step 2 is only relevant if the software contains a Boot Loader allowing the CPU to program the Flash. If the Flash is never being updated by the CPU, step 2 can be omitted. See Section 24. "Boot Loader Support – Read-while-write Self-Programming ATmega16/32/64/M1/C1" on page 241 for details about Boot programming.



Caution:

Caution: An interrupt between step 5 and step 6 will make the write cycle fail, since the EEPROM master write enable will time-out. If an interrupt routine accessing the EEPROM is interrupting another EEPROM access, the EEAR or EEDR register will be modified, causing the interrupted EEPROM access to fail. It is recommended to have the global interrupt flag cleared during all the steps to avoid these problems. When the write access time has elapsed, the EEWE bit is cleared by hardware. The user software can poll this bit and wait for a zero before writing the next byte. When EEWE has been set, the CPU is halted for two cycles before the next instruction is executed.

• Bit 0 - EERE: EEPROM Read Enable

The EEPROM read enable signal EERE is the read strobe to the EEPROM. When the correct address is set up in the EEAR register, the EERE bit must be written to a logic one to trigger the EEPROM read. The EEPROM read access takes one instruction, and the requested data is available immediately. When the EEPROM is read, the CPU is halted for four cycles before the next instruction is executed.

The user should poll the EEWE bit before starting the read operation. If a write operation is in progress, it is neither possible to read the EEPROM, nor to change the EEAR register.

The calibrated oscillator is used to time the EEPROM accesses. Table 4-2 lists the typical programming time for EEPROM access from the CPU.

Table 4-2. EEPROM Programming Time.

Symbol	Number of Calibrated RC Oscillator Cycles	Typ Programming Time
EEPROM write (from CPU)	26368	3.3 ms

The following code examples show one assembly and one C function for writing to the EEPROM. The examples assume that interrupts are controlled (e.g. by disabling interrupts globally) so that no interrupts will occur during execution of these functions. The examples also assume that no flash boot loader is present in the software. If such code is present, the EEPROM write function must also wait for any ongoing SPM command to finish.

```
Assembly Code Example
      EEPROM_write:
             ; Wait for completion of previous write
                   EECR, EEWE
             sbic
                           EEPROM_write
             rjmp
             ; Set up address (r18:r17) in address register
                    EEARH, r18
             out
                           EEARL, r17
             ; Write data (r16) to data register
                           EEDR, r16
             ; Write logical one to EEMWE
             sbi
                           EECR, EEMWE
             ; Start eeprom write by setting EEWE
                           EECR, EEWE
             ret
C Code Example
      void EEPROM write (unsigned int uiAddress, unsigned char ucData)
             /* Wait for completion of previous write */
             while (EECR & (1<<EEWE))
             /* Set up address and data registers */
             EEAR = uiAddress;
             EEDR = ucData;
             /* Write logical one to EEMWE */
             EECR = (1 << EEMWE);
             /* Start eeprom write by setting EEWE */
             EECR = (1 < \langle EEWE \rangle;
```



The next code examples show assembly and C functions for reading the EEPROM. The examples assume that interrupts are controlled so that no interrupts will occur during execution of these functions.

```
Assembly Code Example
      EEPROM_read:
             ; Wait for completion of previous write
             sbic
                       EECR, EEWE
             rimp
                          EEPROM read
             ; Set up address (r18:r17) in address register
                          EEARH, r18
             out
                          EEARL, r17
             out
             ; Start eeprom read by writing EERE
             sbi EECR, EERE
             ; Read data from data register
                          r16,EEDR
             in
             ret
C Code Example
      unsigned char EEPROM_read(unsigned int uiAddress)
             /* Wait for completion of previous write */
             while (EECR & (1<<EEWE))
             /* Set up address register */
             EEAR = uiAddress;
             /* Start eeprom read by writing EERE */
             EECR = (1 << EERE);
             /* Return data from data register */
             return EEDR;
      }
```

4.3.5 Preventing EEPROM Corruption

during periods of low V_{CC_i} the EEPROM data can be corrupted because the supply voltage is too low for the CPU and the EEPROM to operate properly. These issues are the same as for board level systems using EEPROM, and the same design solutions should be applied.

An EEPROM data corruption can be caused by two situations when the voltage is too low. First, a regular write sequence to the EEPROM requires a minimum voltage to operate correctly. Secondly, the CPU itself can execute instructions incorrectly, if the supply voltage is too low.

EEPROM data corruption can easily be avoided by following this design recommendation:

Keep the AVR® RESET active (low) during periods of insufficient power supply voltage. This can be done by enabling the internal Brown-out Detector (BOD). If the detection level of the internal BOD does not match the needed detection level, an external low V_{CC} reset Protection circuit can be used. If a reset occurs while a write operation is in progress, the write operation will be completed provided that the power supply voltage is sufficient.

4.4 I/O Memory

The I/O space definition of the ATmega16/32/64/M1/C1 is shown in Section 29. "Register Summary" on page 299.

All Atmel[®] ATmega16/32/64/M1/C1 I/Os and peripherals are placed in the I/O space. All I/O locations may be accessed by the LD/LDS/LDD and ST/STS/STD instructions, transferring data between the 32 general purpose working registers and the I/O space. I/O registers within the address range 0x00 - 0x1F are directly bit-accessible using the SBI and CBI instructions. In these registers, the value of single bits can be checked by using the SBIS and SBIC instructions. Refer to the instruction set section for more details. When using the I/O specific commands IN and OUT, the I/O addresses 0x00 - 0x3F must be used. When addressing I/O registers as data space using LD and ST instructions, 0x20 must be added to these addresses. The Atmel ATmega16/32/64/M1/C1 is a complex microcontroller with more peripheral units than can be supported within the 64 location reserved in Opcode for the IN and OUT instructions. For the Extended I/O space from 0x60 - 0xFF in SRAM, only the ST/STS/STD and LD/LDS/LDD instructions can be used.



For compatibility with future devices, reserved bits should be written to zero if accessed. Reserved I/O memory addresses should never be written.

Some of the status flags are cleared by writing a logical one to them. Note that, unlike most other AVR's, the CBI and SBI instructions will only operate on the specified bit, and can therefore be used on registers containing such status flags. The CBI and SBI instructions work with registers 0x00 to 0x1F only.

The I/O and peripherals control registers are explained in later sections.

4.5 General Purpose I/O Registers

The Atmel® ATmega16/32/64/M1/C1 contains four general purpose I/O registers. These registers can be used for storing any information, and they are particularly useful for storing global variables and status flags.

The general purpose I/O registers, within the address range 0x00 - 0x1F, are directly bit-accessible using the SBI, CBI, SBIS, and SBIC instructions.

4.5.1 General Purpose I/O Register 0 – GPIOR0

Bit	7	6	5	4	3	2	1	0	
	GPIOR07	GPIOR06	GPIOR05	GPIOR04	GPIOR03	GPIOR02	GPIOR01	GPIOR00	GPIOR0
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

4.5.2 General Purpose I/O Register 1 – GPIOR1

Bit	7	6	5	4	3	2	1	0	
	GPIOR17	GPIOR16	GPIOR15	GPIOR14	GPIOR13	GPIOR12	GPIOR11	GPIOR10	GPIOR1
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

4.5.3 General Purpose I/O Register 2 – GPIOR2


Bit	7	6	5	4	3	2	1	0	
	GPIOR27	GPIOR26	GPIOR25	GPIOR24	GPIOR23	GPIOR22	GPIOR21	GPIOR20	GPIOR2
Read/Write	R/W								
Initial Value	0	0	0	0	0	0	0	0	

5. System Clock

5.1 Clock Systems and their Distribution

Figure 5-1 presents the principal clock systems in the AVR® and their distribution. All of the clocks need not be active at a given time. In order to reduce power consumption, the clocks to unused modules can be halted by using different sleep modes, as described in Section 6. "Power Management and Sleep Modes" on page 34. The clock systems are detailed below.

Figure 5-1. Clock Distribution



5.1.1 CPU Clock - clk_{CPU}

The CPU clock is routed to parts of the system concerned with operation of the AVR core. Examples of such modules are the General Purpose Register File, the Status Register and the data memory holding the Stack Pointer. Halting the CPU clock inhibits the core from performing general operations and calculations.

5.1.2 I/O Clock – clk_{I/O}

The I/O clock is used by the majority of the I/O modules, like Timer/Counters, SPI, UART. The I/O clock is also used by the External Interrupt module, but note that some external interrupts are detected by asynchronous logic, allowing such interrupts to be detected even if the I/O clock is halted.

5.1.3 Flash Clock - clk_{FLASH}

 $The \ Flash\ clock\ controls\ operation\ of\ the\ Flash\ interface.\ The\ flash\ clock\ is\ usually\ active\ simultaneously\ with\ the\ CPU\ clock.$

