



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

---

**ATmega324P/V**

---

**DATASHEET COMPLETE**

## Introduction

The Atmel® picoPower® ATmega324P is a low-power CMOS 8-bit microcontroller based on the AVR® enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega324P achieves throughputs close to 1MIPS per MHz. This empowers system designer to optimize the device for power consumption versus processing speed.

## Feature

### High Performance, Low Power Atmel® AVR® 8-Bit Microcontroller Family

- Advanced RISC Architecture
  - 131 Powerful Instructions
  - Most Single Clock Cycle Execution
  - 32 x 8 General Purpose Working Registers
  - Fully Static Operation
  - Up to 20 MIPS Throughput at 20MHz
  - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory Segments
  - 32KBytes of In-System Self-Programmable Flash Program Memory
  - 1KBytes EEPROM
  - 2KBytes Internal SRAM
  - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
  - Data Retention: 20 Years at 85°C/100 Years at 25°C<sup>(1)</sup>
  - Optional Boot Code Section with Independent Lock Bits
    - In-System Programming by On-chip Boot Program
    - True Read-While-Write Operation
  - Programming Lock for Software Security
- Atmel QTouch® Library Support
  - Capacitive Touch Buttons, Sliders and Wheels
  - QTouch and QMatrix acquisition

- Up to 64 Sense Channels
- JTAG (IEEE std. 1149.1 Compliant) Interface
  - Boundary-scan Capabilities According to the JTAG Standard
  - Extensive On-chip Debug Support
  - Programming of Flash, EEPROM, Fuses, and Lock Bits through the JTAG Interface
- Peripheral Features
  - Two 8-bit Timer/Counters with Separate Prescaler and Compare Mode
  - One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
  - Real Time Counter with Separate Oscillator
  - Six PWM Channels
  - 8-channel 10-bit ADC
    - Differential Mode with Selectable Gain at 1×, 10× or 200×
  - One Byte-oriented 2-wire Serial Interface (Philips I<sup>2</sup>C compatible)
  - Two Programmable Serial USART
  - One Master/Slave SPI Serial Interface
  - Programmable Watchdog Timer with Separate On-chip Oscillator
  - On-chip Analog Comparator
  - Interrupt and Wake-up on Pin Change
- Special Microcontroller Features
  - Power-on Reset and Programmable Brown-out Detection
  - Internal Calibrated RC Oscillator
  - External and Internal Interrupt Sources
  - Six Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, Standby, and Extended Standby
- I/O and Packages
  - 32 Programmable I/O Lines
  - 40-pin PDIP
  - 44-lead TQFP
  - 44-pad VQFN/QFN
- Operating Voltage:
  - 1.8 - 5.5V for ATmega324PV
  - 2.7 - 5.5V for ATmega324P
- Speed Grades
  - ATmega324PV:
    - 0 - 4MHz @ 1.8V - 5.5V
    - 0 - 10MHz @ 2.7V - 5.5V
  - ATmega324P:
    - 0 - 10MHz @ 2.7V - 5.5V
    - 0 - 20MHz @ 4.5 - 5.5V
- Power Consumption at 1MHz, 1.8V, 25°C
  - Active Mode: 0.4mA
  - Power-down Mode: 0.1µA
  - Power-save Mode: 0.6µA (Including 32kHz RTC)

1. Refer to *Data Retention*.

**Related Links**

[Data Retention](#) on page 20

## Table of Contents

---

Introduction.....	1
Feature.....	1
1. Description.....	10
2. Configuration Summary.....	11
3. Ordering Information .....	12
4. Block Diagram.....	14
5. Pin Configurations.....	15
5.1. Pinout.....	15
5.2. Pin Descriptions.....	16
6. I/O Multiplexing.....	18
7. General Information.....	20
7.1. Resources.....	20
7.2. Data Retention.....	20
7.3. About Code Examples.....	20
7.4. Capacitive Touch Sensing.....	20
8. AVR CPU Core.....	21
8.1. Overview.....	21
8.2. ALU – Arithmetic Logic Unit.....	22
8.3. Status Register.....	22
8.4. General Purpose Register File.....	24
8.5. Stack Pointer.....	25
8.6. Accessing 16-bit Registers.....	26
8.7. Instruction Execution Timing.....	27
8.8. Reset and Interrupt Handling.....	27
9. AVR Memories.....	30
9.1. Overview.....	30
9.2. In-System Reprogrammable Flash Program Memory.....	30
9.3. SRAM Data Memory.....	31
9.4. EEPROM Data Memory.....	32
9.5. I/O Memory.....	33
9.6. Register Description.....	33
10. System Clock and Clock Options.....	42
10.1. Clock Systems and Their Distribution.....	42
10.2. Clock Sources.....	43
10.3. Low Power Crystal Oscillator.....	45

10.4. Full Swing Crystal Oscillator.....	46
10.5. Low Frequency Crystal Oscillator.....	47
10.6. Calibrated Internal RC Oscillator.....	48
10.7. 128kHz Internal Oscillator.....	49
10.8. External Clock.....	50
10.9. Timer/Counter Oscillator.....	51
10.10. Clock Output Buffer.....	51
10.11. System Clock Prescaler.....	51
10.12. Register Description.....	52
<b>11. PM - Power Management and Sleep Modes.....</b>	<b>56</b>
11.1. Overview.....	56
11.2. Sleep Modes.....	56
11.3. BOD Disable.....	57
11.4. Idle Mode.....	57
11.5. ADC Noise Reduction Mode.....	57
11.6. Power-Down Mode.....	58
11.7. Power-save Mode.....	58
11.8. Standby Mode.....	59
11.9. Extended Standby Mode.....	59
11.10. Power Reduction Register.....	59
11.11. Minimizing Power Consumption.....	59
11.12. Register Description.....	61
<b>12. SCRST - System Control and Reset.....</b>	<b>67</b>
12.1. Resetting the AVR.....	67
12.2. Reset Sources.....	67
12.3. Power-on Reset.....	68
12.4. External Reset.....	69
12.5. Brown-out Detection.....	69
12.6. Watchdog System Reset.....	70
12.7. Internal Voltage Reference.....	70
12.8. Watchdog Timer.....	71
12.9. Register Description.....	73
<b>13. Interrupts.....</b>	<b>77</b>
13.1. Overview.....	77
13.2. Interrupt Vectors in ATmega324P.....	77
13.3. Register Description.....	80
<b>14. External Interrupts.....</b>	<b>83</b>
14.1. EXINT - External Interrupts.....	83
<b>15. I/O-Ports.....</b>	<b>95</b>
15.1. Overview.....	95
15.2. Ports as General Digital I/O.....	96
15.3. Alternate Port Functions.....	99
15.4. Register Description.....	112

16. TC0 - 8-bit Timer/Counter0 with PWM.....	127
16.1. Features.....	127
16.2. Overview.....	127
16.3. Timer/Counter Clock Sources.....	129
16.4. Counter Unit.....	129
16.5. Output Compare Unit.....	130
16.6. Compare Match Output Unit.....	132
16.7. Modes of Operation.....	133
16.8. Timer/Counter Timing Diagrams.....	137
16.9. Register Description.....	139
17. TC1 - 16-bit Timer/Counter1 with PWM.....	152
17.1. Overview.....	152
17.2. Features.....	152
17.3. Block Diagram.....	152
17.4. Definitions.....	153
17.5. Registers.....	154
17.6. Accessing 16-bit Registers.....	154
17.7. Timer/Counter Clock Sources.....	157
17.8. Counter Unit.....	157
17.9. Input Capture Unit.....	158
17.10. Output Compare Units.....	160
17.11. Compare Match Output Unit.....	162
17.12. Modes of Operation.....	163
17.13. Timer/Counter Timing Diagrams.....	171
17.14. Register Description.....	172
18. Timer/Counter 0, 1 Prescalers.....	185
18.1. Internal Clock Source.....	185
18.2. Prescaler Reset.....	185
18.3. External Clock Source.....	185
18.4. Register Description.....	186
19. TC2 - 8-bit Timer/Counter2 with PWM and Asynchronous Operation.....	188
19.1. Features.....	188
19.2. Overview.....	188
19.3. Timer/Counter Clock Sources.....	190
19.4. Counter Unit.....	190
19.5. Output Compare Unit.....	191
19.6. Compare Match Output Unit.....	193
19.7. Modes of Operation.....	194
19.8. Timer/Counter Timing Diagrams.....	198
19.9. Asynchronous Operation of Timer/Counter2.....	199
19.10. Timer/Counter Prescaler.....	201
19.11. Register Description.....	201
20. SPI – Serial Peripheral Interface.....	214
20.1. Features.....	214

20.2. Overview.....	214
20.3. SS Pin Functionality.....	218
20.4. Data Modes.....	218
20.5. Register Description.....	219
<b>21. USART - Universal Synchronous Asynchronous Receiver Transceiver.....</b>	<b>224</b>
21.1. Features.....	224
21.2. Overview.....	224
21.3. Block Diagram.....	224
21.4. Clock Generation.....	225
21.5. Frame Formats.....	228
21.6. USART Initialization.....	229
21.7. Data Transmission – The USART Transmitter.....	230
21.8. Data Reception – The USART Receiver.....	232
21.9. Asynchronous Data Reception.....	236
21.10. Multi-Processor Communication Mode.....	238
21.11. Examples of Baud Rate Setting.....	239
21.12. Register Description.....	242
<b>22. USARTSPI - USART in SPI Mode.....</b>	<b>252</b>
22.1. Features.....	252
22.2. Overview.....	252
22.3. Clock Generation.....	252
22.4. SPI Data Modes and Timing.....	253
22.5. Frame Formats.....	253
22.6. Data Transfer.....	255
22.7. AVR USART MSPIM vs. AVR SPI.....	256
22.8. Register Description.....	257
<b>23. TWI - 2-wire Serial Interface.....</b>	<b>258</b>
23.1. Features.....	258
23.2. Two-Wire Serial Interface Bus Definition.....	258
23.3. Data Transfer and Frame Format.....	259
23.4. Multi-master Bus Systems, Arbitration, and Synchronization.....	262
23.5. Overview of the TWI Module.....	264
23.6. Using the TWI.....	266
23.7. Transmission Modes.....	269
23.8. Multi-master Systems and Arbitration.....	287
23.9. Register Description.....	289
<b>24. AC - Analog Comparator.....</b>	<b>297</b>
24.1. Overview.....	297
24.2. Analog Comparator Multiplexed Input.....	297
24.3. Register Description.....	298
<b>25. ADC - Analog to Digital Converter.....</b>	<b>303</b>
25.1. Features.....	303
25.2. Overview.....	303
25.3. Starting a Conversion.....	305

25.4. Prescaling and Conversion Timing.....	306
25.5. Changing Channel or Reference Selection.....	309
25.6. ADC Noise Canceler.....	311
25.7. ADC Conversion Result.....	315
25.8. Register Description.....	317
<b>26. JTAG Interface and On-chip Debug System.....</b>	<b>327</b>
26.1. Features.....	327
26.2. Overview.....	327
26.3. TAP – Test Access Port.....	328
26.4. TAP Controller.....	329
26.5. Using the Boundary-scan Chain.....	330
26.6. Using the On-chip Debug System.....	330
26.7. On-chip Debug Specific JTAG Instructions.....	331
26.8. Using the JTAG Programming Capabilities.....	331
26.9. Bibliography.....	332
26.10. IEEE 1149.1 (JTAG) Boundary-scan.....	332
26.11. Data Registers.....	333
26.12. Boundary-scan Specific JTAG Instructions.....	334
26.13. Boundary-scan Chain.....	336
26.14. ATmega324P Boundary-scan Order.....	339
26.15. Boundary-scan Description Language Files.....	341
26.16. Register Description.....	341
<b>27. BTLDLDR - Boot Loader Support – Read-While-Write Self-Programming.....</b>	<b>346</b>
27.1. Features.....	346
27.2. Overview.....	346
27.3. Application and Boot Loader Flash Sections.....	346
27.4. Read-While-Write and No Read-While-Write Flash Sections.....	347
27.5. Entering the Boot Loader Program.....	349
27.6. Boot Loader Lock Bits.....	350
27.7. Addressing the Flash During Self-Programming.....	351
27.8. Self-Programming the Flash.....	352
27.9. Register Description.....	360
<b>28. MEMPROG- Memory Programming.....</b>	<b>363</b>
28.1. Program And Data Memory Lock Bits.....	363
28.2. Fuse Bits.....	364
28.3. Signature Bytes.....	367
28.4. Calibration Byte.....	367
28.5. Serial Number.....	367
28.6. Page Size.....	367
28.7. Parallel Programming Parameters, Pin Mapping, and Commands.....	368
28.8. Parallel Programming.....	370
28.9. Serial Downloading.....	377
28.10. Programming Via the JTAG Interface.....	382
<b>29. Electrical Characteristics.....</b>	<b>396</b>
29.1. Absolute Maximum Ratings.....	396

29.2. DC Characteristics.....	396
29.3. Speed Grades.....	399
29.4. Clock Characteristics.....	399
29.5. System and Reset Characteristics.....	400
29.6. External interrupts characteristics.....	401
29.7. SPI Timing Characteristics.....	402
29.8. Two-wire Serial Interface Characteristics.....	403
29.9. ADC characteristics.....	405
<b>30. Typical Characteristics.....</b>	<b>410</b>
30.1. Active Supply Current.....	410
30.2. Idle Supply Current.....	412
30.3. Supply Current of I/O Modules.....	414
30.4. Power-down Supply Current.....	415
30.5. Power-save Supply Current.....	416
30.6. Standby Supply Current.....	417
30.7. Pin Pull-Up.....	417
30.8. Pin Driver Strength.....	420
30.9. Pin Threshold and Hysteresis.....	422
30.10. BOD Threshold.....	424
30.11. Internal Oscillator Speed.....	426
30.12. Current Consumption of Peripheral Units.....	428
30.13. Current Consumption in Reset and Reset Pulse Width.....	430
<b>31. Register Summary.....</b>	<b>432</b>
<b>32. Instruction Set Summary.....</b>	<b>435</b>
<b>33. Packaging Information.....</b>	<b>439</b>
33.1. 40-pin PDIP.....	439
33.2. 44-pin TQFP.....	440
33.3. 44-pin VQFN.....	441
<b>34. Errata.....</b>	<b>442</b>
34.1. Rev. A.....	442
<b>35. Datasheet Revision History.....</b>	<b>443</b>
35.1. Rev. B – 08/2016.....	443
35.2. Rev. A – 07/2016.....	443

## 1. Description

The Atmel® ATmega324P is a low-power CMOS 8-bit microcontroller based on the AVR enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega324P achieves throughputs close to 1MIPS per MHz. This empowers system designer to optimize the device for power consumption versus processing speed.

The Atmel AVR® core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in a single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega324P provides the following features: 32Kbytes of In-System Programmable Flash with Read-While-Write capabilities, 1Kbytes EEPROM, 2Kbytes SRAM, 32 general purpose I/O lines, 32 general purpose working registers, Real Time Counter (RTC), three flexible Timer/Counters with compare modes and PWM, two serial programmable USARTs , one byte-oriented 2-wire Serial Interface (I2C), a 8-channel 10-bit ADC with optional differential input stage with programmable gain, a programmable Watchdog Timer with internal Oscillator, an SPI serial port, IEEE std. 1149.1 compliant JTAG test interface, also used for accessing the On-chip Debug system and programming and six software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next interrupt or hardware reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low power consumption. In Extended Standby mode, both the main oscillator and the asynchronous timer continue to run.

Atmel offers the QTouch® library for embedding capacitive touch buttons, sliders and wheels functionality into AVR microcontrollers. The patented charge-transfer signal acquisition offers robust sensing and includes fully debounced reporting of touch keys and includes Adjacent Key Suppression® (AKS™) technology for unambiguous detection of key events. The easy-to-use QTouch Suite toolchain allows you to explore, develop and debug your own touch applications.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega324P is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The ATmega324P is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kits.

## 2. Configuration Summary

The table below compares the device series of feature and pin compatible devices, providing a seamless migration path.

Table 2-1. Configuration Summary and Device Comparison

Features	ATmega164/V	ATmega324/V	ATmega644/V
Pin Count	40/44	40/44	40/44
Flash (Bytes)	16K	32K	64K
SRAM (Bytes)	1K	2K	4K
EEPROM (Bytes)	512	1K	2K
General Purpose I/O Lines	32	32	32
SPI	1	1	1
TWI (I <sup>2</sup> C)	1	1	1
USART	2	2	2
ADC	10-bit 15ksps	10-bit 15ksps	10-bit 15ksps
ADC Channels	8	8	8
Analog Comparator	1	1	1
8-bit Timer/Counters	2	2	2
16-bit Timer/Counters	1	1	1
PWM channels	6	6	6
Packages	PDIP TQFP VQFN/QFN	PDIP TQFP VQFN/QFN	PDIP TQFP VQFN/QFN

### 3. Ordering Information

Speed [MHz] <sup>(3)</sup>	Power Supply [V]	Ordering Code <sup>(2)</sup>	Package <sup>(1)</sup>	Operational Range
10	1.8 - 5.5	ATmega324PV-10AU	44A	Industrial (-40°C to 85°C)
		ATmega324PV-10AUR <sup>(4)</sup>	44A	
		ATmega324PV-10PU	40P6	
		ATmega324PV-10MU	44M1	
		ATmega324PV-10MUR <sup>(4)</sup>	44M1	
20	2.7 - 5.5	ATmega324P-20AU	44A	Industrial (-40°C to 85°C)
		ATmega324P-20AUR <sup>(4)</sup>	44A	
		ATmega324P-20PU	40P6	
		ATmega324P-20MU	44M1	
		ATmega324P-20MUR <sup>(4)</sup>	44M1	
10	1.8 - 5.5	ATmega324PV-10AN	44A	Industrial (-40°C to 105°C)
		ATmega324PV-10ANR <sup>(4)</sup>	44A	
		ATmega324PV-10PN	40P6	
		ATmega324PV-10MN	44M1	
		ATmega324PV-10MNR <sup>(4)</sup>	44M1	
20	2.7 - 5.5	ATmega324P-20AN	44A	Industrial (-40°C to 105°C)
		ATmega324P-20ANR <sup>(4)</sup>	44A	
		ATmega324P-20PN	40P6	
		ATmega324P-20MN	44M1	
		ATmega324P-20MNR <sup>(4)</sup>	44M1	

**Note:**

1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. Refer to *Speed Grades* for Speed vs. V<sub>CC</sub>
4. Tape & Reel.


Package Type	
40P6	40-pin, 0.600" Wide, Plastic Dual Inline Package (PDIP)
44A	44-lead, Thin (1.0mm) Plastic Quad Flat Package (TQFP)
44M1	44-pad, 7 × 7 × 1.0mm body, lead pitch 0.50mm, Thermally Enhanced Plastic Very Thin Quad Flat No-Lead (VQFN)

#### Related Links

[Speed Grades](#) on page 399

## 4. Block Diagram

Figure 4-1. Block Diagram



## 5. Pin Configurations

### 5.1. Pinout


#### 5.1.1. PDIP

(PCINT8/XCK0/T0) PB0	1	40	PA0(ADC0/PCINT0)
(PCINT9/CLK0/T1) PB1	2	39	PA1(ADC1/PCINT1)
(PCINT10/INT2/AIN0) PB2	3	38	PA2(ADC2/PCINT2)
(PCINT11/OC0A/AIN1) PB3	4	37	PA3(ADC3/PCINT3)
(PCINT12/OC0B/ SS)PB4	5	36	PA4(ADC4/PCINT4)
(PCINT13/MOSI) PB5	6	35	PA5(ADC5/PCINT5)
(PCINT14/MISO) PB6	7	34	PA6(ADC6/PCINT6)
(PCINT15//SCK) PB7	8	33	PA7(ADC7/PCINT7)
RESET	9	32	AREF
VCC	10	31	GND
GND	11	30	AVCC
XTAL2	12	29	PC7 (TOSC2/PCINT23)
XTAL1	13	28	PC6 (TOSC1/PCINT22)
(PCINT24/RXD0) PD0	14	27	PC5 (TDI/PCINT21)
(PCINT25/TXD0) PD1	15	26	PC4 (TDO/PCINT20)
(PCINT26/RXD1/INT0) PD2	16	25	PC3 (TMS/PCINT19)
(PCINT27/TXD1/INT1) PD3	17	24	PC2 (TCK/PCINT18)
(PCINT28/XCK1/OC1B) PD4	18	23	PC1 (SDA/PCINT17)
(PCINT29/OC1A) PD5	19	22	PC0 (SCL/PCINT16)
(PCINT30/OC2B/ICP1) PD6	20	21	PD7 (OC2A/PCINT31)

**Legend:**

- Power
- Ground
- Programming/debug
- Digital
- Analog
- Crystal/Osc

### 5.1.2. TQFN and QFN



## 5.2. Pin Descriptions

### 5.2.1. VCC

Digital supply voltage.

### 5.2.2. GND

Ground.

### 5.2.3. Port A [PA[7:0]]

This port serves as analog inputs to the Analog-to-digital Converter.

This is an 8-bit, bi-directional I/O port with internal pull-up resistors, individually selectable for each bit. The output buffers have symmetrical drive characteristics, with both high sink and source capability. As inputs, the port pins that are externally pulled low will source current if pull-up resistors are activated. Port pins are tri-stated when a reset condition becomes active, even if the clock is not running.

#### **5.2.4. Port B (PB[7:0])**

This is an 8-bit, bi-directional I/O port with internal pull-up resistors, individually selectable for each bit. The output buffers have symmetrical drive characteristics, with both high sink and source capability. As inputs, the port pins that are externally pulled low will source current if pull-up resistors are activated. Port pins are tri-stated when a reset condition becomes active, even if the clock is not running.

This port also serves the functions of various special features.

#### **5.2.5. Port C (PC[7:0])**

This is an 8-bit, bi-directional I/O port with internal pull-up resistors, individually selectable for each bit. The output buffers have symmetrical drive characteristics, with both high sink and source capability. As inputs, the port pins that are externally pulled low will source current if pull-up resistors are activated. Port pins are tri-stated when a reset condition becomes active, even if the clock is not running.

This port also serves the functions of the JTAG interface, along with special features.

#### **5.2.6. Port D (PD[7:0])**

This is an 8-bit, bi-directional I/O port with internal pull-up resistors, individually selectable for each bit. The output buffers have symmetrical drive characteristics, with both high sink and source capability. As inputs, the port pins that are externally pulled low will source current if pull-up resistors are activated. Port pins are tri-stated when a reset condition becomes active, even if the clock is not running.

This port also serves the functions of various special features.

#### **5.2.7. RESET**

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. Shorter pulses are not guaranteed to generate a reset.

#### **5.2.8. XTAL1**

Input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

#### **5.2.9. XTAL2**

Output from the inverting Oscillator amplifier.

#### **5.2.10. AVCC**

AVCC is the supply voltage pin for Port A and the Analog-to-digital Converter. It should be externally connected to V<sub>CC</sub>, even if the ADC is not used. If the ADC is used, it should be connected to V<sub>CC</sub> through a low-pass filter.

#### **5.2.11. AREF**

This is the analog reference pin for the Analog-to-digital Converter.

## 6. I/O Multiplexing

Each pin is by default controlled by the PORT as a general purpose I/O and alternatively it can be assigned to one of the peripheral functions.

The following table describes the peripheral signals multiplexed to the PORT I/O pins.

**Table 6-1. PORT Function Multiplexing**

32-pin TQFP/ QFN/ MLF Pin #	40-pin PDIP Pin #	PAD	EXTINT	PCINT	ADC/AC	OSC	T/C # 0	T/C # 1	USART	I2C	SPI	JTAG
1	6	PB[5]		PCINT13							MOSI	
2	7	PB[6]		PCINT14							MISO	
3	8	PB[7]		PCINT15							SCK	
4	9	RESET										
5	10	VCC										
6	11	GND										
7	12	XTAL2										
8	13	XTAL1										
9	14	PD[0]		PCINT24					RxD0			
10	15	PD[1]		PCINT25					TxD0			
11	16	PD[2]	INT0	PCINT26					RxD1			
12	17	PD[3]	INT1	PCINT27					TXD1			
13	18	PD[4]		PCINT28				OC1B	XCK1			
14	19	PD[5]		PCINT29				OC1A				
15	20	PD[6]		PCINT30			OC2B	ICP1				
16	21	PD[7]		PCINT31			OC2A					
17	-	VCC							RxD2		MISO1	
18	-	GND							TxD2		MOSI1	
19	22	PC[0]		PCINT16						SCL		
20	23	PC[1]		PCINT17						SDA		
21	24	PC[2]		PCINT18							TCK	
22	25	PC[3]		PCINT19								TMS
23	26	PC[4]		PCINT20								TDO
24	27	PC[5]		PCINT21								TDI
25	28	PC[6]		PCINT22		TOSC1						
26	29	PC[7]		PCINT23		TOSC2						
27	30	AVCC										
28	31	GND										
29	32	AREF			AREF							
30	33	PA[7]		PCINT7	ADC7							
31	34	PA[6]		PCINT6	ADC6							
32	35	PA[5]		PCINT5	ADC5							
33	36	PA[4]		PCINT4	ADC4							
34	37	PA[3]		PCINT3	ADC3							

32-pin TQFP/ QFN/ MLF Pin #	40-pin PDIP Pin #	PAD	EXTINT	PCINT	ADC/AC	OSC	T/C # 0	T/C # 1	USART	I2C	SPI	JTAG
35	38	PA[2]		PCINT2	ADC2							
36	39	PA[1]		PCINT1	ADC1							
37	40	PA[0]		PCINT0	ADC0							
38	-	VCC								SDA1		
39	-	GND								SCL1		
40	1	PB[0]		PCINT8			T0		XCK0			
41	2	PB[1]		PCINT9		CLKO		T1				
42	3	PB[2]	INT2	PCINT10	AIN0							
43	4	PB[3]		PCINT11	AIN1		OC0A					
44	5	PB[4]		PCINT12			OC0B				SS	
-	-	GND										
-	-	GND										
-	-	GND										
-	-	GND										
-	-	GND										

## 7. General Information

### 7.1. Resources

A comprehensive set of development tools, application notes, and datasheets are available for download on <http://www.atmel.com/avr>.

### 7.2. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

### 7.3. About Code Examples

This documentation contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Confirm with the C compiler documentation for more details.

For I/O Registers located in extended I/O map, “IN”, “OUT”, “SBIS”, “SBIC”, “CBI”, and “SBI” instructions must be replaced with instructions that allow access to extended I/O. Typically “LDS” and “STS” combined with “SBRS”, “SBRC”, “SBR”, and “CBR”.

## 7.4. Capacitive Touch Sensing

### 7.4.1. QTouch Library

The Atmel® QTouch® Library provides a simple to use solution to realize touch sensitive interfaces on most Atmel AVR® microcontrollers. The QTouch Library includes support for the Atmel QTouch and Atmel QMatrix® acquisition methods.

Touch sensing can be added to any application by linking the appropriate Atmel QTouch Library for the AVR Microcontroller. This is done by using a simple set of APIs to define the touch channels and sensors, and then calling the touch sensing API's to retrieve the channel information and determine the touch sensor states.


The QTouch Library is FREE and downloadable from the Atmel website at the following location: <http://www.atmel.com/technologies/touch/>. For implementation details and other information, refer to the [Atmel QTouch Library User Guide](#) - also available for download from the Atmel website.

## 8. AVR CPU Core

### 8.1. Overview

This section discusses the AVR core architecture in general. The main function of the CPU core is to ensure correct program execution. The CPU must therefore be able to access memories, perform calculations, control peripherals, and handle interrupts.

Figure 8-1. Block Diagram of the AVR Architecture



In order to maximize performance and parallelism, the AVR uses a Harvard architecture – with separate memories and buses for program and data. Instructions in the program memory are executed with a single level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This concept enables instructions to be executed in every clock cycle. The program memory is In-System Reprogrammable Flash memory.

The fast-access Register File contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typical ALU operation, two operands are output from the Register File, the operation is executed, and the result is stored back in the Register File – in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing – enabling efficient address calculations. One of these address pointers can also be used as an address pointer for look up tables in Flash program memory. These added function registers are the 16-bit X-, Y-, and Z-register, described later in this section.

The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single register operations can also be executed in the ALU. After an arithmetic operation, the Status Register is updated to reflect information about the result of the operation.

Program flow is provided by conditional and unconditional jump and call instructions, able to directly address the whole address space. Most AVR instructions have a single 16-bit word format. Every program memory address contains a 16- or 32-bit instruction.

Program Flash memory space is divided in two sections, the Boot Program section and the Application Program section. Both sections have dedicated Lock bits for write and read/write protection. The SPM instruction that writes into the Application Flash memory section must reside in the Boot Program section.

During interrupts and subroutine calls, the return address Program Counter (PC) is stored on the Stack. The Stack is effectively allocated in the general data SRAM, and consequently the Stack size is only limited by the total SRAM size and the usage of the SRAM. All user programs must initialize the SP in the Reset routine (before subroutines or interrupts are executed). The Stack Pointer (SP) is read/write accessible in the I/O space. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR architecture.

The memory spaces in the AVR architecture are all linear and regular memory maps.

A flexible interrupt module has its control registers in the I/O space with an additional Global Interrupt Enable bit in the Status Register. All interrupts have a separate Interrupt Vector in the Interrupt Vector table. The interrupts have priority in accordance with their Interrupt Vector position. The lower the Interrupt Vector address, the higher the priority.

The I/O memory space contains 64 addresses for CPU peripheral functions as Control Registers, SPI, and other I/O functions. The I/O Memory can be accessed directly, or as the Data Space locations following those of the Register File, 0x20 - 0x5F. In addition, this device has Extended I/O space from 0x60 - 0xFF in SRAM where only the ST/STS/STD and LD/LDS/LDD instructions can be used.

## 8.2. ALU – Arithmetic Logic Unit

The high-performance AVR ALU operates in direct connection with all the 32 general purpose working registers. Within a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed. The ALU operations are divided into three main categories – arithmetic, logical, and bit-functions. Some implementations of the architecture also provide a powerful multiplier supporting both signed/unsigned multiplication and fractional format. See *Instruction Set Summary* section for a detailed description.

### Related Links

[Instruction Set Summary](#) on page 435

## 8.3. Status Register

The Status Register contains information about the result of the most recently executed arithmetic instruction. This information can be used for altering program flow in order to perform conditional operations. The Status Register is updated after all ALU operations, as specified in the Instruction Set Reference. This will in many cases remove the need for using the dedicated compare instructions, resulting in faster and more compact code.

The Status Register is not automatically stored when entering an interrupt routine and restored when returning from an interrupt. This must be handled by software.

### 8.3.1. Status Register

When addressing I/O Registers as data space using LD and ST instructions, the provided offset must be used. When using the I/O specific commands IN and OUT, the offset is reduced by 0x20, resulting in an I/O address offset within 0x00 - 0x3F.

**Name:** SREG

**Offset:** 0x5F

**Reset:** 0x00

**Property:** When addressing as I/O Register: address offset is 0x3F

Bit	7	6	5	4	3	2	1	0
	I	T	H	S	V	N	Z	C
Access	R/W							
Reset	0	0	0	0	0	0	0	0

#### Bit 7 – I: Global Interrupt Enable

The Global Interrupt Enable bit must be set for the interrupts to be enabled. The individual interrupt enable control is then performed in separate control registers. If the Global Interrupt Enable Register is cleared, none of the interrupts are enabled independent of the individual interrupt enable settings. The I-bit is cleared by hardware after an interrupt has occurred, and is set by the RETI instruction to enable subsequent interrupts. The I-bit can also be set and cleared by the application with the SEI and CLI instructions, as described in the instruction set reference.

#### Bit 6 – T: Copy Storage

The Bit Copy instructions BLD (Bit LoaD) and BST (Bit STore) use the T-bit as source or destination for the operated bit. A bit from a register in the Register File can be copied into T by the BST instruction, and a bit in T can be copied into a bit in a register in the Register File by the BLD instruction.

#### Bit 5 – H: Half Carry Flag

The Half Carry Flag H indicates a Half Carry in some arithmetic operations. Half Carry Flag is useful in BCD arithmetic. See the *Instruction Set Description* for detailed information.

#### Bit 4 – S: Sign Flag, $S = N \oplus V$

The S-bit is always an exclusive or between the Negative Flag N and the Two's Complement Overflow Flag V. See the *Instruction Set Description* for detailed information.

#### Bit 3 – V: Two's Complement Overflow Flag

The Two's Complement Overflow Flag V supports two's complement arithmetic. See the *Instruction Set Description* for detailed information.

#### Bit 2 – N: Negative Flag

The Negative Flag N indicates a negative result in an arithmetic or logic operation. See the *Instruction Set Description* for detailed information.

#### Bit 1 – Z: Zero Flag

The Zero Flag Z indicates a zero result in an arithmetic or logic operation. See the *Instruction Set Description* for detailed information.

### Bit 0 – C: Carry Flag

The Carry Flag C indicates a carry in an arithmetic or logic operation. See the *Instruction Set Description* for detailed information.

## 8.4. General Purpose Register File

The Register File is optimized for the AVR Enhanced RISC instruction set. In order to achieve the required performance and flexibility, the following input/output schemes are supported by the Register File:

- One 8-bit output operand and one 8-bit result input
- Two 8-bit output operands and one 8-bit result input
- Two 8-bit output operands and one 16-bit result input
- One 16-bit output operand and one 16-bit result input

**Figure 8-2. AVR CPU General Purpose Working Registers**

	7	0	Addr.
General	R0		0x00
Purpose	R1		0x01
Working	R2		0x02
Registers	...		
	R13		0x0D
	R14		0x0E
	R15		0x0F
	R16		0x10
	R17		0x11
	...		
	R26		0x1A      X-register Low Byte
	R27		0x1B      X-register High Byte
	R28		0x1C      Y-register Low Byte
	R29		0x1D      Y-register High Byte
	R30		0x1E      Z-register Low Byte
	R31		0x1F      Z-register High Byte

Most of the instructions operating on the Register File have direct access to all registers, and most of them are single cycle instructions. As shown in the figure, each register is also assigned a data memory address, mapping them directly into the first 32 locations of the user Data Space. Although not being physically implemented as SRAM locations, this memory organization provides great flexibility in access of the registers, as the X-, Y-, and Z-pointer registers can be set to index any register in the file.

### 8.4.1. The X-register, Y-register, and Z-register

The registers R26...R31 have some added functions to their general purpose usage. These registers are 16-bit address pointers for indirect addressing of the data space. The three indirect address registers X, Y, and Z are defined as described in the figure.

**Figure 8-3. The X-, Y-, and Z-registers**



In the different addressing modes these address registers have functions as fixed displacement, automatic increment, and automatic decrement (see the instruction set reference for details).

#### Related Links

[Instruction Set Summary](#) on page 435

### 8.5. Stack Pointer

The Stack is mainly used for storing temporary data, for storing local variables and for storing return addresses after interrupts and subroutine calls. The Stack is implemented as growing from higher to lower memory locations. The Stack Pointer Register always points to the top of the Stack.

The Stack Pointer points to the data SRAM Stack area where the Subroutine and Interrupt Stacks are located. A Stack PUSH command will decrease the Stack Pointer. The Stack in the data SRAM must be defined by the program before any subroutine calls are executed or interrupts are enabled. Initial Stack Pointer value equals the last address of the internal SRAM and the Stack Pointer must be set to point above start of the SRAM. See the table for Stack Pointer details.

**Table 8-1. Stack Pointer Instructions**

Instruction	Stack pointer	Description
PUSH	Decrement by 1	Data is pushed onto the stack
CALL ICALL RCALL	Decrement by 2	Return address is pushed onto the stack with a subroutine call or interrupt
POP	Incremented by 1	Data is popped from the stack
RET RETI	Incremented by 2	Return address is popped from the stack with return from subroutine or return from interrupt

The AVR Stack Pointer is implemented as two 8-bit registers in the I/O space. The number of bits actually used is implementation dependent. Note that the data space in some implementations of the AVR architecture is so small that only SPL is needed. In this case, the SPH Register will not be present.