



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Introduction

The Atmel® ATmega8A is a low-power CMOS 8-bit microcontroller based on the AVR® enhanced RISC architecture. By executing powerful instructions in a single clock cycle, the ATmega8A achieves throughputs close to 1MIPS per MHz. This empowers system designer to optimize the device for power consumption versus processing speed.

Features

- High-performance, Low-power Atmel AVR 8-bit Microcontroller
- Advanced RISC Architecture
 - 130 Powerful Instructions - Most Single-clock Cycle Execution
 - 32 x 8 General Purpose Working Registers
 - Fully Static Operation
 - Up to 16MIPS Throughput at 16MHz
 - On-chip 2-cycle Multiplier
- High Endurance Non-volatile Memory segments
 - 8KBytes of In-System Self-programmable Flash program memory
 - 512Bytes EEPROM
 - 1KByte Internal SRAM
 - Write/Erase Cycles: 10,000 Flash/100,000 EEPROM
 - Data retention: 20 years at 85°C/100 years at 25°C⁽¹⁾
 - Optional Boot Code Section with Independent Lock Bits
 - In-System Programming by On-chip Boot Program
 - True Read-While-Write Operation
 - Programming Lock for Software Security
- Atmel QTouch® library support
 - Capacitive touch buttons, sliders and wheels
 - Atmel QTouch and QMatrix acquisition
 - Up to 64 sense channels
- Peripheral Features
 - Two 8-bit Timer/Counters with Separate Prescaler, one Compare Mode

- One 16-bit Timer/Counter with Separate Prescaler, Compare Mode, and Capture Mode
- Real Time Counter with Separate Oscillator
- Three PWM Channels
- 8-channel ADC in TQFP and QFN/MLF package
 - Eight Channels 10-bit Accuracy
- 6-channel ADC in PDIP package
 - Six Channels 10-bit Accuracy
- Byte-oriented Two-wire Serial Interface
- Programmable Serial USART
- Master/Slave SPI Serial Interface
- Programmable Watchdog Timer with Separate On-chip Oscillator
- On-chip Analog Comparator
- Special Microcontroller Features
 - Power-on Reset and Programmable Brown-out Detection
 - Internal Calibrated RC Oscillator
 - External and Internal Interrupt Sources
 - Five Sleep Modes: Idle, ADC Noise Reduction, Power-save, Power-down, and Standby
- I/O and Packages
 - 23 Programmable I/O Lines
 - 28-lead PDIP, 32-lead TQFP, and 32-pad QFN/MLF
- Operating Voltages
 - 2.7 - 5.5V
- Speed Grades
 - 0 - 16MHz
- Power Consumption at 4MHz, 3V, 25°C
 - Active: 3.6mA
 - Idle Mode: 1.0mA
 - Power-down Mode: 0.5µA

Table of Contents

Introduction.....	1
Features.....	1
1. Description.....	9
2. Configuration Summary.....	10
3. Ordering Information.....	11
4. Block Diagram.....	12
5. Pin Configurations.....	13
5.1. Pin Descriptions.....	15
5.2. Accessing 16-bit Registers.....	17
6. I/O Multiplexing.....	20
7. Resources.....	21
8. Data Retention.....	22
9. About Code Examples.....	23
10. Capacitive Touch Sensing.....	24
11. AVR CPU Core.....	25
11.1. Overview.....	25
11.2. ALU – Arithmetic Logic Unit.....	26
11.3. Status Register.....	26
11.4. General Purpose Register File.....	28
11.5. Stack Pointer.....	29
11.6. Instruction Execution Timing.....	30
11.7. Reset and Interrupt Handling.....	31
12. AVR Memories.....	33
12.1. Overview.....	33
12.2. In-System Reprogrammable Flash Program Memory.....	33
12.3. SRAM Data Memory.....	34
12.4. EEPROM Data Memory.....	35
12.5. I/O Memory.....	36
12.6. Register Description.....	37
13. System Clock and Clock Options.....	44
13.1. Clock Systems and their Distribution.....	44
13.2. Clock Sources.....	45
13.3. Crystal Oscillator.....	46

13.4. Low-frequency Crystal Oscillator.....	47
13.5. External RC Oscillator.....	48
13.6. Calibrated Internal RC Oscillator.....	48
13.7. External Clock.....	49
13.8. Timer/Counter Oscillator.....	50
13.9. Register Description.....	50
14. Power Management and Sleep Modes.....	52
14.1. Sleep Modes.....	52
14.2. Idle Mode.....	53
14.3. ADC Noise Reduction Mode.....	53
14.4. Power-down Mode.....	53
14.5. Power-save Mode.....	53
14.6. Standby Mode.....	54
14.7. Minimizing Power Consumption.....	54
14.8. Register Description.....	55
15. System Control and Reset.....	57
15.1. Resetting the AVR.....	57
15.2. Reset Sources.....	57
15.3. Internal Voltage Reference.....	60
15.4. Watchdog Timer.....	61
15.5. Timed Sequences for Changing the Configuration of the Watchdog Timer.....	61
15.6. Register Description.....	62
16. Interrupts.....	66
16.1. Interrupt Vectors in ATmega8A.....	66
16.2. Register Description.....	70
17. External Interrupts.....	73
17.1. Register Description.....	73
18. I/O Ports.....	77
18.1. Overview.....	77
18.2. Ports as General Digital I/O.....	78
18.3. Alternate Port Functions.....	81
18.4. Register Description.....	90
19. 8-bit Timer/Counter0.....	101
19.1. Features.....	101
19.2. Overview.....	101
19.3. Timer/Counter Clock Sources.....	102
19.4. Counter Unit.....	102
19.5. Operation.....	103
19.6. Timer/Counter Timing Diagrams.....	103
19.7. Register Description.....	103
20. Timer/Counter0 and Timer/Counter1 Prescalers.....	108
20.1. Overview.....	108

20.2. Internal Clock Source.....	108
20.3. Prescaler Reset.....	108
20.4. External Clock Source.....	108
20.5. Register Description.....	109
21. 16-bit Timer/Counter1.....	111
21.1. Features.....	111
21.2. Overview.....	111
21.3. Accessing 16-bit Registers.....	113
21.4. Timer/Counter Clock Sources.....	116
21.5. Counter Unit.....	116
21.6. Input Capture Unit.....	117
21.7. Output Compare Units.....	119
21.8. Compare Match Output Unit.....	121
21.9. Modes of Operation.....	122
21.10. Timer/Counter Timing Diagrams.....	130
21.11. Register Description.....	131
22. 8-bit Timer/Counter2 with PWM and Asynchronous Operation.....	147
22.1. Features.....	147
22.2. Overview.....	147
22.3. Timer/Counter Clock Sources.....	148
22.4. Counter Unit.....	148
22.5. Output Compare Unit.....	149
22.6. Compare Match Output Unit.....	151
22.7. Modes of Operation.....	152
22.8. Timer/Counter Timing Diagrams.....	156
22.9. Asynchronous Operation of the Timer/Counter.....	158
22.10. Timer/Counter Prescaler.....	159
22.11. Register Description.....	160
23. SPI – Serial Peripheral Interface.....	170
23.1. Features.....	170
23.2. Overview.....	170
23.3. \overline{SS} Pin Functionality.....	173
23.4. Data Modes.....	174
23.5. Register Description.....	175
24. USART - Universal Synchronous and Asynchronous serial Receiver and Transmitter.....	180
24.1. Features.....	180
24.2. Overview.....	180
24.3. Clock Generation.....	182
24.4. Frame Formats.....	185
24.5. USART Initialization.....	186
24.6. Data Transmission – The USART Transmitter.....	187
24.7. Data Reception – The USART Receiver.....	190
24.8. Asynchronous Data Reception.....	193
24.9. Multi-Processor Communication Mode.....	196

24.10. Accessing UBRRH/UCSRC Registers.....	197
24.11. Register Description.....	198
24.12. Examples of Baud Rate Setting.....	207
25. TWI - Two-wire Serial Interface.....	211
25.1. Features.....	211
25.2. Overview.....	211
25.3. Two-Wire Serial Interface Bus Definition.....	213
25.4. Data Transfer and Frame Format.....	214
25.5. Multi-master Bus Systems, Arbitration and Synchronization.....	217
25.6. Using the TWI.....	218
25.7. Multi-master Systems and Arbitration.....	235
25.8. Register Description.....	236
26. Analog Comparator.....	243
26.1. Overview.....	243
26.2. Analog Comparator Multiplexed Input.....	243
26.3. Register Description.....	244
27. ADC - Analog to Digital Converter.....	248
27.1. Features.....	248
27.2. Overview.....	248
27.3. Starting a Conversion.....	250
27.4. Prescaling and Conversion Timing.....	250
27.5. Changing Channel or Reference Selection.....	252
27.6. ADC Noise Canceler.....	253
27.7. ADC Conversion Result.....	257
27.8. Register Description.....	257
28. Boot Loader Support – Read-While-Write Self-Programming.....	266
28.1. Features.....	266
28.2. Overview.....	266
28.3. Application and Boot Loader Flash Sections.....	266
28.4. Read-While-Write and No Read-While-Write Flash Sections.....	267
28.5. Boot Loader Lock Bits.....	269
28.6. Entering the Boot Loader Program.....	270
28.7. Addressing the Flash During Self-Programming.....	271
28.8. Self-Programming the Flash.....	272
28.9. Register Description.....	280
29. Memory Programming.....	283
29.1. Program and Data Memory Lock Bits.....	283
29.2. Fuse Bits.....	284
29.3. Signature Bytes.....	286
29.4. Calibration Byte.....	286
29.5. Page Size.....	286
29.6. Parallel Programming Parameters, Pin Mapping, and Commands.....	286
29.7. Parallel Programming.....	288
29.8. Serial Downloading.....	297

29.9. Serial Programming Pin Mapping.....	297
30. Electrical Characteristics – TA = -40°C to 85°C.....	302
30.1. DC Characteristics.....	302
30.2. Speed Grades.....	304
30.3. Clock Characteristics.....	304
30.4. System and Reset Characteristics.....	305
30.5. Two-wire Serial Interface Characteristics.....	306
30.6. SPI Timing Characteristics.....	308
30.7. ADC Characteristics.....	309
31. Electrical Characteristics – TA = -40°C to 105°C.....	312
31.1. DC Characteristics.....	312
32. Typical Characteristics – TA = -40°C to 85°C.....	314
32.1. Active Supply Current.....	314
32.2. Idle Supply Current.....	318
32.3. Power-down Supply Current.....	321
32.4. Power-save Supply Current.....	322
32.5. Standby Supply Current.....	323
32.6. Pin Pull-up.....	326
32.7. Pin Driver Strength.....	328
32.8. Pin Thresholds and Hysteresis.....	332
32.9. Bod Thresholds and Analog Comparator Offset.....	337
32.10. Internal Oscillator Speed.....	339
32.11. Current Consumption of Peripheral Units.....	346
32.12. Current Consumption in Reset and Reset Pulsewidth.....	349
33. Typical Characteristics – TA = -40°C to 105°C.....	351
33.1. ATmega8A Typical Characteristics.....	351
34. Register Summary.....	380
35. Instruction Set Summary.....	382
36. Packaging Information.....	387
36.1. 32A.....	387
36.2. 28P3.....	388
36.3. 32M1-A.....	389
37. Errata.....	390
37.1. ATmega8A, rev. L.....	390
38. Datasheet Revision History.....	392
38.1. Rev.8159F – 07/2015.....	392
38.2. Rev.8159E – 02/2013.....	392
38.3. Rev.8159D – 02/11.....	392
38.4. DRH_Rev.8159C – 07/09.....	392
38.5. Rev.8159B – 05/09.....	392

1. Description

The Atmel AVR core combines a rich instruction set with 32 general purpose working registers. All the 32 registers are directly connected to the Arithmetic Logic Unit (ALU), allowing two independent registers to be accessed in one single instruction executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs up to ten times faster than conventional CISC microcontrollers.

The ATmega8A provides the following features: 8K bytes of In-System Programmable Flash with Read-While-Write capabilities, 512 bytes of EEPROM, 1K byte of SRAM, 23 general purpose I/O lines, 32 general purpose working registers, three flexible Timer/Counters with compare modes, internal and external interrupts, a serial programmable USART, one byte oriented Two-wire Serial Interface, a 6-channel ADC (eight channels in TQFP and QFN/MLF packages) with 10-bit accuracy, a programmable Watchdog Timer with Internal Oscillator, an SPI serial port, and five software selectable power saving modes. The Idle mode stops the CPU while allowing the SRAM, Timer/Counters, one SPI port, and interrupt system to continue functioning. The Power-down mode saves the register contents but freezes the Oscillator, disabling all other chip functions until the next Interrupt or Hardware Reset. In Power-save mode, the asynchronous timer continues to run, allowing the user to maintain a timer base while the rest of the device is sleeping. The ADC Noise Reduction mode stops the CPU and all I/O modules except asynchronous timer and ADC, to minimize switching noise during ADC conversions. In Standby mode, the crystal/resonator Oscillator is running while the rest of the device is sleeping. This allows very fast start-up combined with low-power consumption.

Atmel offers the QTouch library for embedding capacitive touch buttons, sliders and wheels functionality into AVR microcontrollers. The patented charge-transfer signal acquisition offers robust sensing and includes fully debounced reporting of touch keys and includes Adjacent Key Suppression® (AKS®) technology for unambiguous detection of key events. The easy-to-use QTouch Composer allows you to explore, develop and debug your own touch applications.

The device is manufactured using Atmel's high density non-volatile memory technology. The On-chip ISP Flash allows the program memory to be reprogrammed In-System through an SPI serial interface, by a conventional nonvolatile memory programmer, or by an On-chip Boot program running on the AVR core. The Boot program can use any interface to download the application program in the Application Flash memory. Software in the Boot Flash section will continue to run while the Application Flash section is updated, providing true Read-While-Write operation. By combining an 8-bit RISC CPU with In-System Self-Programmable Flash on a monolithic chip, the Atmel ATmega8A is a powerful microcontroller that provides a highly flexible and cost effective solution to many embedded control applications.

The device is supported with a full suite of program and system development tools including: C Compilers, Macro Assemblers, Program Debugger/Simulators, In-Circuit Emulators, and Evaluation kit.

2. Configuration Summary

Features	ATmega8A
Pin count	32
Flash (KB)	8
SRAM (KB)	1
EEPROM (Bytes)	512
General Purpose I/O pins	23
SPI	1
TWI (I ² C)	1
USART	1
ADC	10-bit 15ksps
ADC channels	6 (8 in TQFP and QFN/MLF packages)
AC propagation delay	Typ 400ns
8-bit Timer/Counters	2
16-bit Timer/Counters	1
PWM channels	3
RC Oscillator	+/-3%
Operating voltage	2.7 - 5.5V
Max operating frequency	16MHz
Temperature range	-40°C to +105°C

3. Ordering Information

Speed (MHz)	Power Supply	Ordering Code ⁽²⁾	Package ⁽¹⁾	Operational Range
16	2.7 - 5.5V	ATmega8A-AU	32A	Industrial (-40°C to 85°C)
		ATmega8A-AUR ⁽³⁾	32A	
		ATmega8A-PU	28P3	
		ATmega8A-MU	32M1-A	
		ATmega8A-MUR ⁽³⁾	32M1-A	
		ATmega8A-AN	32A	Extended (-40°C to 105°C)
		ATmega8A-ANR ⁽³⁾	32A	
		ATmega8A-MN	32M1-A	
		ATmega8A-MNR ⁽³⁾	32M1-A	
		ATmega8A-PN	28P3	

Note:

1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information and minimum quantities.
2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
3. Tape and Reel

Package Type	
32A	32-lead, Thin (1.0mm) Plastic Quad Flat Package (TQFP)
28P3	28-lead, 0.300" Wide, Plastic Dual Inline Package (PDIP)
32M1-A	32-pad, 5 x 5 x 1.0mm body, lead pitch 0.50mm, Quad Flat No-Lead/Micro Lead Frame Package (QFN/MLF)

5. Pin Configurations

Figure 5-1 PDIP




Figure 5-2 TQFP Top View





Figure 5-3 MLF Top View



5.1. Pin Descriptions

5.1.1. V_{CC}

Digital supply voltage.

5.1.2. GND

Ground.

5.1.3. Port B (PB7:PB0) – XTAL1/XTAL2/TOSC1/TOSC2

Port B is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port B output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port B pins that are externally pulled low will source current if the pull-up resistors are activated. The Port B pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Depending on the clock selection fuse settings, PB6 can be used as input to the inverting Oscillator amplifier and input to the internal clock operating circuit.

Depending on the clock selection fuse settings, PB7 can be used as output from the inverting Oscillator amplifier.

If the Internal Calibrated RC Oscillator is used as chip clock source, PB7:6 is used as TOSC2:1 input for the Asynchronous Timer/Counter2 if the AS2 bit in ASSR is set.

The various special features of Port B are elaborated in [Alternate Functions of Port B](#) and [System Clock and Clock Options](#).

5.1.4. Port C (PC5:PC0)

Port C is an 7-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port C output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port C pins that are externally pulled low will source current if the pull-up resistors are activated. The Port C pins are tri-stated when a reset condition becomes active, even if the clock is not running.

5.1.5. PC6/RESET

If the RSTDISBL Fuse is programmed, PC6 is used as an I/O pin. Note that the electrical characteristics of PC6 differ from those of the other pins of Port C.

If the RSTDISBL Fuse is unprogrammed, PC6 is used as a Reset input. A low level on this pin for longer than the minimum pulse length will generate a Reset, even if the clock is not running. The minimum pulse length is given in [Table 30-5](#). Shorter pulses are not guaranteed to generate a Reset.

The various special features of Port C are elaborated in [Alternate Functions of Port C](#).

5.1.6. Port D (PD7:PD0)

Port D is an 8-bit bi-directional I/O port with internal pull-up resistors (selected for each bit). The Port D output buffers have symmetrical drive characteristics with both high sink and source capability. As inputs, Port D pins that are externally pulled low will source current if the pull-up resistors are activated. The Port D pins are tri-stated when a reset condition becomes active, even if the clock is not running.

Port D also serves the functions of various special features of the ATmega8A as listed in [Alternate Functions of Port D](#).

5.1.7. RESET

Reset input. A low level on this pin for longer than the minimum pulse length will generate a reset, even if the clock is not running. The minimum pulse length is given in [Table 30-5](#). Shorter pulses are not guaranteed to generate a reset.

5.1.8. AV_{CC}

AV_{CC} is the supply voltage pin for the A/D Converter, Port C (3:0), and ADC (7:6). It should be externally connected to V_{CC}, even if the ADC is not used. If the ADC is used, it should be connected to V_{CC} through a low-pass filter. Note that Port C (5:4) use digital supply voltage, V_{CC}.

5.1.9. AREF

AREF is the analog reference pin for the A/D Converter.

5.1.10. ADC7:6 (TQFP and QFN/MLF Package Only)

In the TQFP and QFN/MLF package, ADC7:6 serve as analog inputs to the A/D converter. These pins are powered from the analog supply and serve as 10-bit ADC channels.

5.2. Accessing 16-bit Registers

The TCNT1, OCR1A/B, and ICR1 are 16-bit registers that can be accessed by the AVR CPU via the 8-bit data bus. A 16-bit register must be byte accessed using two read or write operations. The 16-bit timer has a single 8-bit register for temporary storing of the High byte of the 16-bit access. The same temporary register is shared between all 16-bit registers within the 16-bit timer. Accessing the Low byte triggers the 16-bit read or write operation. When the Low byte of a 16-bit register is written by the CPU, the High byte stored in the temporary register, and the Low byte written are both copied into the 16-bit register in the same clock cycle. When the Low byte of a 16-bit register is read by the CPU, the High byte of the 16-bit register is copied into the temporary register in the same clock cycle as the Low byte is read.

Not all 16-bit accesses uses the temporary register for the High byte. Reading the OCR1A/B 16-bit registers does not involve using the temporary register.

To do a 16-bit write, the High byte must be written before the Low byte. For a 16-bit read, the Low byte must be read before the High byte.

The following code examples show how to access the 16-bit Timer Registers assuming that no interrupts updates the temporary register. The same principle can be used directly for accessing the OCR1A/B and ICR1 Registers. Note that when using "C", the compiler handles the 16-bit access.

Assembly Code Example⁽¹⁾

```
    :.  
; Set TCNT1 to 0x01FF  
ldi    r17,0x01  
ldi    r16,0xFF  
out    TCNT1H,r17  
out    TCNT1L,r16  
; Read TCNT1 into r17:r16  
in     r16,TCNT1L  
in     r17,TCNT1H  
    :.
```

C Code Example⁽¹⁾

```
unsigned int i;  
    :.  
/* Set TCNT1 to 0x01FF */  
TCNT1 = 0x1FF;  
/* Read TCNT1 into i */  
i = TCNT1;  
    :.
```

Note: 1. See *About Code Examples*.

The assembly code example returns the TCNT1 value in the r17:r16 Register pair.

It is important to notice that accessing 16-bit registers are atomic operations. If an interrupt occurs between the two instructions accessing the 16-bit register, and the interrupt code updates the temporary register by accessing the same or any other of the 16-bit Timer Registers, then the result of the access outside the interrupt will be corrupted. Therefore, when both the main code and the interrupt code update the temporary register, the main code must disable the interrupts during the 16-bit access.

The following code examples show how to do an atomic read of the TCNT1 Register contents. Reading any of the OCR1A/B or ICR1 Registers can be done by using the same principle.

Assembly Code Example⁽¹⁾

```
TIM16_ReadTCNT1:
; Save global interrupt flag
in    r18,SREG
; Disable interrupts
cli
; Read TCNT1 into r17:r16
in    r16,TCNT1L
in    r17,TCNT1H
; Restore global interrupt flag
out   SREG,r18
ret
```

C Code Example⁽¹⁾

```
unsigned int TIM16_ReadTCNT1( void )
{
    unsigned char sreg;
    unsigned int i;
    /* Save global interrupt flag */
    sreg = SREG;
    /* Disable interrupts */
    _CLI();
    /* Read TCNT1 into i */
    i = TCNT1;
    /* Restore global interrupt flag */
    SREG = sreg;
    return i;
}
```

Note: 1. See *About Code Examples*.

The assembly code example returns the TCNT1 value in the r17:r16 Register pair.

The following code examples show how to do an atomic write of the TCNT1 Register contents. Writing any of the OCR1A/B or ICR1 Registers can be done by using the same principle.

Assembly Code Example⁽¹⁾

```
TIM16_WriteTCNT1:
; Save global interrupt flag
in    r18,SREG
; Disable interrupts
cli
; Set TCNT1 to r17:r16
out   TCNT1H,r17
out   TCNT1L,r16
; Restore global interrupt flag
out   SREG,r18
ret
```

C Code Example⁽¹⁾

```
void TIM16_WriteTCNT1( unsigned int i )
{
    unsigned char sreg;
    unsigned int i;
    /* Save global interrupt flag */
```

```
sreg = SREG;
/* Disable interrupts */
CLI();
/* Set TCNT1 to i */
TCNT1 = i;
/* Restore global interrupt flag */
SREG = sreg;
}
```

Note: 1. See *About Code Examples*.

The assembly code example requires that the r17:r16 Register pair contains the value to be written to TCNT1.

Related Links

[About Code Examples](#) on page 23

6. I/O Multiplexing

Each pin is by default controlled by the PORT as a general purpose I/O and alternatively it can be assigned to one of the peripheral functions. This table describes the peripheral signals multiplexed to the PORT I/O pins.

Table 6-1 PORT Function Multiplexing

PAD	Pin #	EXTINT	PCINT	AC	Custom	OSC	TC1(16-bit)	TC2(8-bit)	USART	SPI	Misc
PD[4]	14		PCINT20	ACO	-	-	O1CA	-		-	
PB[6]	1		PCINT06	-	-	EXTCLK	-	-	-	-	
PD[5]	2		PCINT21	AINP1	-	-	CLK1		-	-	SII
PD[6]	3		PCINT22	AINP0	-	-	ICP1	-	-	-	SDO
PD[7]	4		PCINT23	AINN0	-	-	-	TC2-OCB	-	-	SDI
PB[2]	5		PCINT02	-	CLO0	CLKOUT	TC1-OCB	-	-	SS	
PB[3]	6		PCINT03	-	-	-	-	TC2-OCA	TXD	MOSI	
PB[4]	7		PCINT04	-	-	-	-	-	RXD	MISO	
PB[5]	8		PCINT05	-	CLO1	-	-	-	XCK	SCK	
PC[4]	9		PCINT12	AINN1	-	-	-	-	-	-	
PC[5]	10	INT0	PCINT13	AINN2	-	-	-	-	-	-	
PC[6]/ RESET	13		PCINT14	-		-	-	-	-	-	HVRST/d W
VCC	11										
GND	12										

7. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on <http://www.atmel.com/avr>.

8. Data Retention

Reliability Qualification results show that the projected data retention failure rate is much less than 1 PPM over 20 years at 85°C or 100 years at 25°C.

9. About Code Examples

This datasheet contains simple code examples that briefly show how to use various parts of the device. These code examples assume that the part specific header file is included before compilation. Be aware that not all C compiler vendors include bit definitions in the header files and interrupt handling in C is compiler dependent. Please confirm with the C compiler documentation for more details.

For I/O registers located in extended I/O map, “IN”, “OUT”, “SBIS”, “SBIC”, “CBI”, and “SBI” instructions must be replaced with instructions that allow access to extended I/O. Typically “LDS” and “STS” combined with “SBR”, “SBRC”, “SBR”, and “CBR”.

10. Capacitive Touch Sensing

The Atmel QTouch Library provides a simple to use solution to realize touch sensitive interfaces on most Atmel AVR microcontrollers. The QTouch Library includes support for the QTouch and QMatrix[®] acquisition methods.

Touch sensing can be added to any application by linking the appropriate Atmel QTouch Library for the AVR Microcontroller. This is done by using a simple set of APIs to define the touch channels and sensors, and then calling the touch sensing API's to retrieve the channel information and determine the touch sensor states.


The QTouch Library is FREE and downloadable from the Atmel website at the following location: www.atmel.com/qtouchlibrary. For implementation details and other information, refer to the [Atmel QTouch Library User Guide](#) - also available for download from the Atmel website.

11. AVR CPU Core

11.1. Overview

This section discusses the Atmel AVR core architecture in general. The main function of the CPU core is to ensure correct program execution. The CPU must therefore be able to access memories, perform calculations, control peripherals, and handle interrupts.

Figure 11-1 Block Diagram of the AVR MCU Architecture



In order to maximize performance and parallelism, the AVR uses a Harvard architecture – with separate memories and buses for program and data. Instructions in the Program memory are executed with a single level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the Program memory. This concept enables instructions to be executed in every clock cycle. The Program memory is In-System Reprogrammable Flash memory.

The fast-access Register File contains 32 x 8-bit general purpose working registers with a single clock cycle access time. This allows single-cycle Arithmetic Logic Unit (ALU) operation. In a typical ALU operation, two operands are output from the Register File, the operation is executed, and the result is stored back in the Register File – in one clock cycle.

Six of the 32 registers can be used as three 16-bit indirect address register pointers for Data Space addressing – enabling efficient address calculations. One of these address pointers can also be used as an address pointer for look up tables in Flash Program memory. These added function registers are the 16-bit X-, Y-, and Z-register, described later in this section.

The ALU supports arithmetic and logic operations between registers or between a constant and a register. Single register operations can also be executed in the ALU. After an arithmetic operation, the Status Register is updated to reflect information about the result of the operation.