imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



Features

- 2.4-GHz Radio Transceiver
- Operates in the Unlicensed Industrial, Scientific, and Medical (ISM) Band (2.4 GHz to 2.483 GHz)
- -95 dBm Reception Sensitivity
- Up to 0 dBm Output Power
- Range of up to 50 Meters or More
- Data Throughput of up to 62.5 kbits/s
- Highly Integrated, Low Cost, Minimal Number of External Components Required
- Dual DSSS Reconfigurable Baseband Correlators
- SPI Microcontroller Interface (up to 2-MHz Data Rate)
- 13-MHz Input Clock Operation
- Low Standby Current < 1 μA
- Integrated 32-bit Manufacturing ID
- Operating Voltage from 2.7 V to 3.6 V
- Operating Temperature from -40°C to +85°C
- Offered in a Small Footprint QFN48 Package
- Pin Compatible to CYWUSB6934, CYWUSB6935 WirelessUSB SoC

Applications

- PC Human Interface Devices
- Mice
 - Keyboards
 - Joysticks
- Peripheral Gaming Devices
 - Game Controllers
 - Console Keyboards
- General
 - Presenter Tools
 - Remote Controls
 - Consumer Electronics
 - Barcode Scanners
 - POS Peripherals
 - Toys

Functional Description

The ATR2434 transceiver is a single-chip 2.4-GHz Direct Sequence Spread Spectrum (DSSS) Gaussian Frequency Shift Keying (GFSK) baseband modem radio that connects directly to a microcontroller.



WirelessUSB[™] 2.4-GHz DSSS Radio SoC

ATR2434


Preliminary

Rev. 4822D-ISM-10/04






Figure 1. Simplified Block Diagram



Pin Configuration

Figure 2. Pinning QFN48



Pin Description

Pin No.	Symbol	Туре	Default	Function
Analog RF				
46	RFIN	Input	Input	RF input. Modulated RF signal received.
5	RFOUT	Output	N/A	RF output. Modulated RF signal to be transmitted.
Crystal/Pow	er Control	1		1
38	X13	Input	N/A	Crystal input (see section "Clocking and Power Management" on page 5).
35	X13IN	Input	N/A	Crystal input (see section "Clocking and Power Management" on page 5).
26	X13OUT	Output/Hi-Z	Output	System clock. Buffered 13-MHz system clock.
33	PD	Input	N/A	Power down. Asserting this input (low), will put the IC in the suspend mode (X13OUT is 0 when PD is low).
14	RESET	Input	N/A	Active LOW reset. Device reset.
34	PACTL	I/O	Input	PACTL. External power amplifier control. Pull-down or make output.
SERDES By	pass Mode Co	ommunications	/Interrupt	
20	DIO	I/O	Input	Data input/output. SERDES bypass mode data transmit/receive.
19	DIOVAL	I/O	Input	Data I/O valid. SERDES bypass mode data transmit/receive valid.
21	IRQ	Output/Hi-Z	Output	IRQ. Interrupt and SERDES bypass mode DIOCLK.
SPI Commu	nications			
23	MOSI	Input	N/A	Master-output-slave-input data. SPI data input pin.
24	MISO	Output/Hi-Z	Hi-Z	Master-input-slave-output data. SPI data output pin.
25	SCK	Input	N/A	SPI input clock. SPI clock.
22	SS	Input	N/A	Slave select enable. SPI enable.
Power and C	Ground			
6, 9, 16, 28, 29, 32, 41, 42, 44, 45	VCC	VCC	Н	VCC = 2.7 V to 3.6 V.
13	GND	GND	L	Ground = 0 V.
1, 2, 3, 4, 7, 8, 10, 11, 12, 15, 17, 18, 27, 30, 31, 36, 37, 39, 40, 43, 47, 48	NC	N/A	N/A	Tie to ground.
Exposed paddle	GND	GND	L	Must be tied to ground.



AMEL

Functional Overview	The ATR2434 provides a complete WirelessUSB SPI to antenna radio modem. The ATR2434 is designed to implement wireless devices operating in the worldwide 2.4-GHz Industrial, Scientific, and Medical (ISM) frequency band (2.400 GHz to 2.4835 GHz). It is intended for systems compliant with world-wide regulations covered by ETSI EN 301 489-1 V1.4.1, ETSI EN 300 328-1 V1.3.1 (European Countries); FCC CFR 47 Part 15 (USA and Industry Canada) and ARIB STD-T66 (Japan). The ATR2434 contains a 2.4-GHz radio transceiver, a GFSK modem and a dual DSSS reconfigurable baseband. The radio and baseband are both code- and frequency-agile. Forty-nine spreading codes selected for optimal performance (Gold codes) are supported across 78 1-MHz channels yielding a theoretical spectral capacity of 3822 channels. The ATR2434 supports a range of up to 50 meters or more.
2.4-GHz Radio	The receiver and transmitter are a single-conversion low-Intermediate Frequency (low-IF) architecture with fully integrated IF channel matched filters to achieve high per- formance in the presence of interference. An integrated Power Amplifier (PA) provides an output power control range of 30 dB in seven steps.
	Both the receiver and transmitter integrated Voltage Controlled Oscillator (VCO) and synthesizer have the agility to cover the complete 2.4-GHz GFSK radio transmitter ISM band. The VCO loop filter is also integrated on-chip.
GFSK Modem	The transmitter uses a DSP-based vector modulator to convert the 1-MHz chips to an accurate GFSK carrier.
	The receiver uses a fully integrated Frequency Modulator (FM) detector with automatic data slicer to demodulate the GFSK signal.
Dual DSSS Baseband	Data is converted to DSSS chips by a digital spreader. De-spreading is performed by an oversampled correlator. The DSSS baseband cancels spurious noise and assembles properly correlated data bytes.
	The DSSS baseband has four operating modes: 64 chips/bit single channel, 32 chips/bit dual channel, 32 chips/bit single channel $2 \times$ oversampled, and 32 chips/bit single channel Dual Data Rate (DDR).
64 Chips/Bit Single Channel	The baseband supports a single data stream operating at 15.625 kbits/s. The advantage of selecting this mode is its ability to tolerate a noisy environment. This is because the 15.625 kbits/s data stream utilizes the longest PN code resulting in the highest probability for recovering packets over the air. This mode can also be selected for systems requiring data transmissions over longer ranges.

ATR2434 [Preliminary]

32 Chips/Bit Dual Channel	The baseband supports two non-simultaneous data streams each operating at
	31.25 kbits/s.

32 Chips/Bit Single ChannelThe baseband supports a single data stream operating at 31.25 kbits/s that is sampled
twice as much as the other modes. The advantage of selecting this mode is its ability to
tolerate a noisy environment.

32 Chips/Bit Single ChannelThe baseband spreads bits in pairs and supports a single data stream operating at
62.5 kbits/s.Dual Data Rate (DDR)62.5 kbits/s.

Serializer/Deserializer (SERDES) The ATR2434 provides a data Serializer/Deserializer (SERDES), which provides byte-level framing of transmit and receive data. Bytes for transmission are loaded into the SERDES and receive bytes are read from the SERDES via the SPI interface. The SERDES provides double buffering of transmit and receive data. While one byte is being transmitted by the radio the next byte can be written to the SERDES data register insuring there are no breaks in transmitted data.

After a receive byte has been received it is loaded into the SERDES data register and can be read at any time until the next byte is received, at which time the old contents of the SERDES data register will be overwritten.

Application Interfaces The ATR2434 has a fully synchronous SPI slave interface for connectivity to the application MCU. Configuration and byte-oriented data transfer can be performed over this interface. An interrupt is provided to trigger real time events.

> An optional SERDES Bypass mode (DIO) is provided for applications that require a synchronous serial bit-oriented data path. This interface is for data only.

Clocking and PowerA 13-MHz crystal is directly connected to X13IN and X13 without the need for external
capacitors. The ATR2434 has a programmable trim capability for adjusting the on-chip
load capacitance supplied to the crystal. The Radio Frequency (RF) circuitry has on-
chip decoupling capacitors. The ATR2434 is powered from a 2.7 V to 3.6 V DC supply.
The ATR2434 can be shutdown to a fully static state using the PD pin.

Below are the requirements for the crystal to be directly connected to X13IN and X13:

- Nominal frequency: 13 MHz
- Operating mode: fundamental mode
- Resonance mode: parallel resonant
- Frequency stability: ±30 ppm
- Series resistance: \leq 100 Ω
- Load capacitance: 10 pF
- Drive level: 10 µW to 100 µW





Receive Signal Strength Indicator (RSSI)

The RSSI register (Reg 0x22) returns the relative signal strength of the ON-channel signal power and can be used to:

- 1. determine the connection quality,
- 2. determine the value of the noise floor, and
- 3. check for a quiet channel before transmitting.

The internal RSSI voltage is sampled through a 5-bit Analog-to-Digital Converter (ADC). A state machine controls the conversion process. Under normal conditions, the RSSI state machine initiates a conversion when an ON-channel carrier is detected and remains above the noise floor for over 50 μ s. The conversion produces a 5-bit value in the RSSI register (Reg 0x22, bits 4:0) along with a valid bit, RSSI register (Reg 0x22, bit 5). The state machine then remains in HALT mode and does not reset for a new conversion until the receive mode is toggled off and on. Once a connection has been established, the RSSI register can be read to determine the relative connection quality of the channel. A RSSI register value lower than 10 indicates that the received signal strength is low, a value greater than 28 indicates a strong signal level.

To check for a quiet channel before transmitting, first set up the receive mode properly and read the RSSI register (Reg 0x22). If the valid bit is zero, then force the Carrier Detect register (Reg 0x2F, bit 7 = 1) to initiate an ADC conversion. Then, wait a minimum of 50 µs and read the RSSI register again. Next, clear the Carrier Detect register (Reg 0x2F, bit 7 = 0) and turn the receiver OFF. Measuring the noise floor of a quiet channel is inherently a noisy process so, for best results, this procedure should be repeated several times (~20) to compute an average noise floor level. A RSSI register value of 0-10 indicates a channel that is relatively quiet. A RSSI register value greater than 10 indicates the channel is probably being used. A RSSI register value greater than 28 indicates the presence of a strong signal.

Application Interfaces

SPI Interface

The ATR2434 has a four-wire SPI communication interface between an application MCU and one or more slave devices. The SPI interface supports single-byte and multibyte serial transfers. The four-wire SPI communications interface consists of Master Out-Slave In (MOSI), Master In-Slave Out (MISO), Serial Clock (SCK), and Slave Select (\overline{SS}) .

The SPI receives SCK from an application MCU on the SCK pin. Data from the application MCU is shifted in on the MOSI pin. Data to the application MCU is shifted out on the MISO pin. The active-low Slave Select (\overline{SS}) pin must be asserted to initiate an SPI transfer.

The application MCU can initiate an SPI data transfer via a multi-byte transaction. The first byte is the Command/Address byte, and the following bytes are the data bytes as shown in Table 1 on page 7 and Figure 3 through Figure 5 on page 7. The SS signal should not be deasserted between bytes. The SPI communications is as follows:

- Command direction (bit 7) = 0 enables SPI read transaction. A 1 enables SPI write transactions.
- Command increment (bit 6) = 1 enables SPI auto address increment. When set, the
 address field automatically increments at the end of each data byte in a burst
 access, otherwise the same address is accessed.
- Six bits of address.
- Eight bits of data.

The SPI communications interface has a burst mechanism, where the command byte can be followed by as many data bytes as desired. A burst transaction is terminated by deasserting the slave select ($\overline{SS} = 1$).

The SPI communications interface single read and burst read sequences are shown in Figure 3 and Figure 4, respectively.

The SPI communications interface single write and burst write sequences are shown in Figure 5 and Figure 6 on page 8, respectively.

 Table 1. SPI Transaction Format

	Byt	te 1	Byte 1 + N		
Bit #	7	6	[5:0]	[7:0]	
Bit Name	DIR	INC	Address	Data	

Figure 3. SPI Single Read Sequence




Figure 4. SPI Burst Read Sequence




Figure 5. SPI Single Write Sequence









Figure 6. SPI Burst Write Sequence



DIO Interface The DIO communications interface is an optional SERDES bypass data-only transfer interface. In receive mode, DIO and DIOVAL are valid after the falling edge of IRQ, which clocks the data as shown in Figure 7. In transmit mode, DIO and DIOVAL are sampled on the falling edge of the IRQ, which clocks the data as shown in Figure 8. The application MCU samples the DIO and DIOVAL on the rising edge of IRQ.

Figure 7. DIO Receive Sequence





Figure 8. DIO Transmit Sequence



ATR2434 [Preliminary]

Interrupts	The ATR2434 features three sets of interrupts: transmit, receive, and a wake interrupt. These interrupts all share a single pin (IRQ), but can be independently enabled/ disabled. In transmit mode, all receive interrupts are automatically disabled, and in transmit mode all receive interrupts are automatically disabled. However, the contents of the enable registers are preserved when switching between transmit and receive modes.
	Interrupts are enabled and the status reads through 6 registers: Receive Interrupt Enable (Reg 0x07), Receive Interrupt Status (Reg 0x08), Transmit Interrupt Enable (Reg 0x0D), Transmit Interrupt Status (Reg 0x0E), Wake Enable (Reg 0x1C), Wake Status (Reg 0x1D).
	If more than 1 interrupt is enabled at any time, it is necessary to read the relevant inter- rupt status register to determine which event caused the IRQ pin to assert. Even when a given interrupt source is disabled, the status of the condition that would otherwise cause an interrupt can be determined by reading the appropriate interrupt status register. It is therefore possible to use the devices without making use of the IRQ pin at all. Firmware can poll the interrupt status register(s) to wait for an event, rather than using the IRQ pin.
	The polarity of all interrupts can be set by writing to the Configuration register (Reg 0x05), and it is possible to configure the IRQ pin to be open drain (if active low) or open source (if active high).
Wake Interrupt	When the PD pin is low, the oscillator is stopped. After PD is deasserted, the oscillator takes time to start, and until it has done so, it is not safe to use the SPI interface. The wake interrupt indicates that the oscillator has started, and that the device is ready to receive SPI transfers.
	The wake interrupt is enabled by setting bit 0 of the Wake Enable register (Reg 0x1C, bit $0 = 1$). Whether or not a wake interrupt is pending is indicated by the state of bit 0 of the Wake Status register (Reg 0x1D, bit 0). Reading the Wake Status register (Reg 0x1D) clears the interrupt.
Transmit Interrupts	Four interrupts are provided to flag the occurrence of transmit events. The interrupts are enabled by writing to the Transmit Interrupt Enable register (Reg 0x0D), and their status may be determined by reading the Transmit Interrupt Status register (Reg 0x0E). If more than 1 interrupt is enabled, it is necessary to read the Transmit Interrupt Status register (Reg 0x0E) to determine which event caused the IRQ pin to assert.
	The function and operation of these interrupts are described in detail in the section "Register Descriptions" on page 10.
Receive Interrupts	Eight interrupts are provided to flag the occurrence of receive events, four each for SERDES A and B. In 64 chips/bit and 32 chips/bit DDR modes, only the SERDES A interrupts are available, and the SERDES B interrupts will never trigger, even if enabled. The interrupts are enabled by writing to the Receive Interrupt Enable register (Reg 0x07), and their status may be determined by reading the Receive Interrupt Status register (Reg 0x08). If more than one interrupt is enabled, it is necessary to read the Receive Interrupt Status register (Reg 0x08). If more than one interrupt is enabled, it is necessary to read the Receive Interrupt Status register (Reg 0x08) to determine which event caused the IRQ pin to assert.
	The function and operation of these interrupts are described in detail in the section "Register Descriptions" on page 10.





Register Descriptions

Table 2 displays the list of registers inside the ATR2434 that are addressable through the SPI interface. All registers are read and writable, except where noted.

Table 2. Register Map⁽¹⁾

Register Name	Mnemonic	Address	Default	Access
Revision ID	REG_ID	0x00	0x07	RO
Synthesizer A Counter	REG_SYN_A_CNT	0x01	0x00	RW
Synthesizer N Counter	REG_SYN_N_CNT	0x02	0x00	RW
Control	REG_CONTROL	0x03	0x00	RW
Data Rate	REG_DATA_RATE	0x04	0x00	RW
Configuration	REG_CONFIG	0x05	0x01	RW
SERDES Control	REG_SERDES_CTL	0x06	0x03	RW
Receive Interrupt Enable	REG_RX_INT_EN	0x07	0x00	RW
Receive Interrupt Status	REG_RX_INT_STAT	0x08	0x00	RO
Receive Data A	REG_RX_DATA_A	0x09	0x00	RO
Receive Valid A	REG_RX_VALID_A	0x0A	0x00	RO
Receive Data B	REG_RX_DATA_B	0x0B	0x00	RO
Receive Valid B	REG_RX_VALID_B	0x0C	0x00	RO
Transmit Interrupt Enable	REG_TX_INT_EN	0x0D	0x00	RW
Transmit Interrupt Status	REG_TX_INT_STAT	0x0E	0x00	RO
Transmit Data	REG_TX_DATA	0x0F	0x00	RW
Transmit Valid	REG_TX_VALID	0x10	0x00	RW
PN Code	REG_PN_CODE	0x11-0x18	0x1E8B6A3DE0E9B222	RW
Threshold Low	REG_THRESHOLD_L	0x19	0x08	RW
Threshold High	REG_THRESHOLD_H	0x1A	0x38	RW
Wake Enable	REG_WAKE_EN	0x1C	0x00	RW
Wake Status	REG_WAKE_STAT	0x1D	0x01	RO
Analog Control	REG_ANALOG_CTL	0x20	0x04	RW
Channel	REG_CHANNEL	0x21	0x00	RW
Receive Signal Strength Indicator	REG_RSSI	0x22	0x00	RO
Power Control	REG_PA	0x23	0x00	RW
Crystal Adjust	REG_CRYSTAL_ADJ	0x24	0x00	RW
VCO Calibration	REG_VCO_CAL	0x26	0x00	RW
AGC Control	REG_AGC_CTL	0x2E	0x00	RW
Carrier Detect	REG_CARRIER_DETECT	0x2F	0x00	RW
Clock Manual	REG_CLOCK_MANUAL	0x32	0x00	RW
Clock Enable	REG_CLOCK_ENABLE	0x33	0x00	RW
Synthesizer Lock Count	REG_SYN_LOCK_CNT	0x38	0x64	RW
Manufacturing ID	REG_MID	0x3C-0x3F	-	RO

Note: 1. All registers are accessed Little Endian.

Table 3. Revision ID Register

Addr: 0x00		REG_ID			Default: 0x07		
7	6	5	4	3	2	1	0
Silicon ID					Produ	uct ID	

Bit Name Description

7:4	Silicon ID	These are the Silicon ID revision bits. 0000 = Rev A, 0001 = Rev B, etc. These bits are read-only.

3:0 Product ID These are the Product ID revision bits. Fixed at value 0111. These bits are read-only.

Table 4. Synthesizer A Counter

Addr: 0x01			REG_SYN_A_CNT			Default: 0x00		
7	6	5	4	3	2	1	0	
Reserved			Count					

Bit	Name	Description
7:5	Reserved	These bits are reserved and should be written with zeros.
4:0	Count	The Synthesizer A Counter register is used for diagnostic purposes and is not recommended for normal operation. The Channel register is the recommended method of setting the Synthesizer frequency. The Synthesizer A Count along with the Synthesizer N Count can be used to generate the Synthesizer frequency. The range of valid values of the Synthesizer A Count is 0 through 31. Using the Synthesizer A and N Count register is an alternative to using the Channel register. Selection between the use of the Channel register or the A and N registers is done through the Channel register (Reg 0x21, bit 7). When in Channel mode the A and N Count bits can be used to read the A and N values derived directly from the Channel.

Table 5. Synthesizer N Counter

Addr	: 0x02		REG_SYN_N_CNT				Default: 0x00	
7	6	5	5 4 3			1	0	
Reserved		Count						

Bit Name Description

7 Reserved This bit is reserved and should be written with zero.

6:0 Count The Synthesizer N Counter register is used for diagnostic purposes and therefore is not recommended for normal operation. The Channel register is the recommended method of setting the Synthesizer frequency. The Synthesizer N Count along with the Synthesizer A Count can be used to generate the Synthesizer frequency. The range of valid values of the Synthesizer N Count is 74 through 76. Using the Synthesizer A and N Count register is an alternative to using the Channel register. Selection between the use of the Channel register or the A and N registers is done through the Channel register (Reg 0x21, bit 7). When in Channel mode the A and N Count bits can be used to read the A and N values derived directly from the Channel.





Table 6. Control

	Addr:	0x03		REG_C	ONTROL		Defau	lt: 0x00
	7	6	5	4	3	2	1	0
E	RX nable	TX Enable	PN Code Select	Auto Syn Disable	Syn Enable			
Bit	Name	Descript	ion					
7	RX Enable	1 = Rece	eive Enable bit is ive Enabled ive Disabled	used to place the	e IC in receive m	ode.		
6	TX Enable	1 = Trans	smit Enable bit is smit Enabled smit Disabled	used to place th	e IC in transmit n	node.		
5	PN Code Select	1 = 32 M 0 = 32 Le	ost Significant Bi east Significant B	ts of PN code are its of PN code are	e used	er or lower half of hips/bit PN codes		
4	 Auto Syn Count Select The Auto Synthesizer Count Select bit is used to select the method of determining the settle time of the synthesizer. The two options are a programmable settle time based on the value in the Syn Lock Court register (Reg 0x38), in units of 2 μs, or by the auto detection of the synthesizer lock. 1 = Synthesizer settle time is based on a count in the Syn Lock Count register (Reg 0x38) 0 = Synthesizer settle time is based on the internal synthesizer lock signal It is recommended that the Auto Syn Count Select bit is set to 1 as that guarantees a consistent settle the synthesizer. 				ock Count			
3	Auto PA Disable	PA The Auto Power Amplifier Disable bit is used to determine the method of controlling the Power Amplifier				es.		
2	PA Enable The PA Ena 1 = Power A 0 = Power A		Enable bit is used to enable or disable the Power Amplifier. er Amplifier Enabled er Amplifier Disabled only applies when the Auto PA Disable bit is selected (Reg 0x03, bit 3 = 1), otherwise this bit is <i>do r</i>					this bit is <i>do not</i>
1	Disable options a 1 = Regi 0 = Auto When th When th		o Synthesizer Disable bit is used to determine the method of controlling the Synthesizer. The two are automatic control by the baseband or by firmware through register writes. ister controlled Synthesizer Enable o Synthesizer Enable his bit is set to 1 the state of the Synthesizer is directly controlled by bit Syn Enable (Reg 0x03, bit 0). his bit is set to 0 the state of the Synthesizer is controlled by the Auto Syn Count Select bit (Reg 0x03, is recommended that this bit be set to 0 leaving the Synthesizer control to the baseband.					
0	Syn Enat	1 = Synth 0 = Synth	is recommended that this bit be set to 0 leaving the Synthesizer control to the baseband. thesizer Enable bit is used to enable or disable the Synthesizer. hesizer Enabled hesizer Disabled only applies when Auto Syn Disable bit is selected (Reg 0x03, bit 1 = 1), otherwise this bit is <i>do not</i>					

Table 7. Data Rate

	Addr: 0	x04		REG_D	ATA_RATE		Defau	lt: 0x00		
	7	6	5	4	3	2	1	0		
			Reserved			Code Width	Data Rate	Sample Rate		
Bit	Name	Name Description								
7:3	Reserved	These bits	are reserved an	d should be writ	ten with zeros.					
<u>2</u> (1)	Code Width	1 = 32 chip 0 = 64 chip The numbe interferenc (when dou well as mo bits are im	These bits are reserved and should be written with zeros. The Code Width bit is used to select between 32 chips/bit and 64 chips/bit PN codes. 1 = 32 chips/bit PN codes 0 = 64 chips/bit PN codes The number of chips/bit used impacts a number of factors such as data throughput, range and robustness to interference. By choosing a 32 chips/bit PN-code, the data throughput can be doubled or even quadrupled (when double data rate is set). A 64 chips/bit PN code offers improved range over its 32 chips/bit counterpart as well as more robustness to interference. By selecting to use a 32 chips/bit PN code a number of other register bits are impacted and need to be addressed. These are PN Code Select (Reg 0x03, bit 5), Data Rate (Reg 0x04, bit 1), and Sample Rate (Reg 0x04, bit 0).							
1 ⁽¹⁾	Data Rate	of 62.5 kbi 1 = Double 0 = Norma This bit is a (Reg 0x04 32 chips/b placed in t offer the D	ts/sec. Data Rate - 2 b I Data Rate - 1 b applicable only w , bit 2 = 1). When it PN code is inte he PN code regised ouble Data Rate ac. Additionally, N	its per PN code bit per PN code then using 32 chi n using the Doub erpreted as 2 bits ster. This 64 chip capability. When	(No odd bit transn ps/bit PN codes w le Data Rate, the s of data. When us ps/bit PN code is t n using the Norma	e mode of operation nissions) which can be select raw data throughp sing this mode a si hen split into two a al Data Rate, the ran to potentially corr	ed by setting the ut is 62.5 kbits/s ingle 64 chips/bi and used by the aw data through	Code Width bi because every t PN code is baseband to put is		
0 ⁽¹⁾	Sample Rate	Rate. $1 = 12 \times O$ $0 = 6 \times Ov$ Using $12 \times$ Double Da oversampl oversampl	versampling ersampling oversampling in ta Rate this bit is ing, eliminates th	nproves the correst of the correst o	elators receive se nen in the Normal ve from two differe 2 chips/bit PN cod	n using 32 chips/bit nsitivity. When usir Data Rate setting ent PN codes. The e is being used an	ng 64 chips/bit F and choosing 1 refore the only t	N codes or the $2 \times$ ime when $12 \times$		
Note:	· 001 · 010 · 011	following Reg 0 -Not Valid -Not Valid -Not Valid -Not Valid	x04, bits 2:0 valı	ues are not valid	:					

· 111-Not Valid





Table 8. Configuration

Addr: 0x05			REG_C	ONFIG		Defaul	t: 0x01
7	6	5	4	3	2	1	0
	Reserved		Receive Invert	Transmit Invert	Reserved	IRQ Pir	n Select

Bit	Name	Description
7:5	Reserved	These bits are reserved and should be written with zeros.
4	Receive Invert	The Receive Invert bit is used to invert the received data. 1 = Inverted over-the-air Receive data 0 = Non-inverted over-the-air Receive data
3	Transmit Invert	The Transmit Invert bit is used to invert the data that is to be transmitted. 1 = Inverted Transmit Data 0 = Non-inverted Transmit Data
2	Reserved	This bit is reserved and should be written with zero.
1:0	IRQ Pin Select	The Interrupt Request Pin Select bits are used to determine the drive method of the IRQ pin. 11 = Open Drain (asserted = 0, deasserted = Hi-Z) 10 = Open Source (asserted = 1, deasserted = Hi-Z) 01 = CMOS (asserted = 1, deasserted = 0) 00 = CMOS Inverted (asserted = 0, deasserted = 1)

Table 9. SERDES Control

Addr: 0x06			REG_SEF	RDES_CTL		Defaul	t: 0x03
7	6	5	4	3	2	1	0
	Rese	erved		SERDES Enable		EOF Length	

Bit	Name	Description
7:4	Reserved	These bits are reserved and should be written with zeros.
3	SERDES Enable	The SERDES Enable bit is used to switch between bit-serial mode and SERDES mode. 1 = SERDES enabled 0 = SERDES disabled, bit-serial mode enabled When the SERDES is enabled data can be written to and read from the IC one byte at a time through the use of the SERDES Data registers. The bit-serial mode requires bits to be written one bit at a time through the use of the DIO/DIOVAL pins. It is recommended that the SERDES mode be used to avoid the need to manage the timing required by the bit-serial mode.
2:0	EOF Length	The End of Frame Length bits are used to set the number of sequential bit times for an inter-frame gap without valid data before an EOF event is generated. When in receive mode and a valid bit has been received the EOF event can then be identified by the number of bit times that expire without correlating any new data. The EOF event causes data to be moved to the proper SERDES Data Register and can also be used to generate interrupts. If 0 is the EOF length, an EOF condition will occur at the first invalid bit after a valid reception.

Table 10. Receive Interrupt Enable	Table 10.	Receive	Interrupt	Enable
------------------------------------	-----------	---------	-----------	--------

Addr	: 0x07		REG_RX	_INT_EN		Defaul	t: 0x00
7	6	5	4	3	2	1	0
Underflow B	Overflow B	EOF B	Full B	Underflow A	Overflow A	EOF A	Full A

14 ATR2434 [Preliminary]

Bit	Name	Description
7	Underflow B	The Underflow B bit is used to enable the interrupt associated with an underflow condition with the Receive SERDES Data B register (Reg 0x0B) 1 = Underflow B interrupt enabled for Receive SERDES Data B 0 = Underflow B interrupt disabled for Receive SERDES Data B An underflow condition occurs when attempting to read the Receive SERDES Data B register (Reg 0x0B) when it is empty.
6	Overflow B	The Overflow B bit is used to enable the interrupt associated with an overflow condition with the Receive SERDES Data B register (Reg 0x0B) 1 = Overflow B interrupt enabled for Receive SERDES Data B 0 = Overflow B interrupt disabled for Receive SERDES Data B An overflow condition occurs when new received data is written into the Receive SERDES Data B register (Reg 0x0B) before the prior data is read out.
5	EOF B	The End of Frame B bit is used to enable the interrupt associated with the Channel B Receiver EOF condition. 1 = EOF B interrupt enabled for Channel B Receiver 0 = EOF B interrupt disabled for Channel B Receiver The EOF IRQ asserts during an End of Frame condition. End of Frame conditions occur after at least one bit has been detected, and then the number of invalid bits in the frame exceeds the number in the EOF length field. If 0 is the EOF length, and EOF condition will occur at the first invalid bit after a valid reception. This IRQ is cleared by reading the receive status register
4	Full B	The Full B bit is used to enable the interrupt associated with the Receive SERDES Data B register (Reg 0x0B) having data placed in it. 1 = Full B interrupt enabled for Receive SERDES Data B 0 = Full B interrupt disabled for Receive SERDES Data B A Full B condition occurs when data is transferred from the Channel B Receiver into the Receive SERDES Data B register (Reg 0x0B). This could occur when a complete byte is received or when an EOF event occurs whether or not a complete byte has been received.
3	Underflow A	The Underflow A bit is used to enable the interrupt associated with an underflow condition with the Receive SERDES Data A register (Reg 0x09) 1 = Underflow A interrupt enabled for Receive SERDES Data A 0 = Underflow A interrupt disabled for Receive SERDES Data A An underflow condition occurs when attempting to read the Receive SERDES Data A register (Reg 0x09) when it is empty.
2	Overflow A	The Overflow A bit is used to enable the interrupt associated with an overflow condition with the Receive SERDES Data A register (0x09) 1 = Overflow A interrupt enabled for Receive SERDES Data A 0 = Overflow A interrupt disabled for Receive SERDES Data A An overflow condition occurs when new receive data is written into the Receive SERDES Data A register (Reg 0x09) before the prior data is read out.
1	EOF A	The End of Frame A bit is used to enable the interrupt associated with an End of Frame condition with the Channel A Receiver. 1 = EOF A interrupt enabled for Channel A Receiver 0 = EOF A interrupt disabled for Channel A Receiver The EOF IRQ asserts during an End of Frame condition. End of Frame conditions occur after at least one bit has been detected, and then the number of invalid bits in a frame exceeds the number in the EOF length field. If 0 is the EOF length, an EOF condition will occur at the first invalid bit after a valid reception. This IRQ is cleared by reading the receive status register.
0	Full A	The Full A bit is used to enable the interrupt associated with the Receive SERDES Data A register (0x09) having data written into it. 1 = Full A interrupt enabled for Receive SERDES Data A 0 = Full A interrupt disabled for Receive SERDES Data A A Full A condition occurs when data is transferred from the Channel A Receiver into the Receive SERDES Data A register (Reg 0x09). This could occur when a complete byte is received or when an EOF event occurs whether or not a complete byte has been received.



Table 11. Receive Interrupt Status

	Addr: (0x08		REG_RX_	_INT_STAT		Default	t: 0x00
	7	6	5	4	3	2	1	0
'	Valid B F	low Violation B	EOF B	Full B	Valid A	Flow Violation A	EOF A	Full A
Note	mented v	vithout enabling		bits are affected	l by the TX Enabl	le status. This allo e and RX Enable (r are read-only.		
Bit	Name	Description	on					
7	Valid B	1 = All bits 0 = Not all When data	are valid for Rec bits are valid for	ceive SERDES D Receive SERDE le Receive SERD	ata B S Data B DES Data B regis	ES Data B register ter (Reg 0x0B) this rate an interrupt.		
6	Flow Violati	Receive S 1 = Overfl 0 = No ove Overflow o before the	ERDES Data B r ow/underflow inte erflow/underflow i conditions occur v prior data has be (Reg 0x0B) when	egister (Reg 0x0 errupt pending for interrupt pending when the radio lo een read. Underfi	B). r Receive SERDE for Receive SEF ads new data into low conditions oc		DES Data B regi read the Receive	ster (Reg 0x0B SERDES Dat
5	EOF B	1 = EOF ii 0 = No EC An EOF c specified i	nterrupt pending t DF interrupt pendi ondition occurs fo	for Channel B ing for Channel E or the Channel B control register (F	} Receiver when r Reg 0x06) elapse	ent has occurred c eceive has begun without any valid l g 0x08)	and then the num	nber of bit time
4	Full B	1 = Receiv 0 = No Re A Full B co B register	ve SERDES Data ceive SERDES I ondition occurs w	B full interrupt p Data B full interru hen data is trans could occur whe	ending pt pending ferred from the C	Data B register (Re Channel B Receive e is received or wh	r into the Receive	SERDES Dat
3	Valid A	1 = All bits 0 = Not all When data	are valid for Rec bits are valid for	ceive SERDES D Receive SERDE le Receive SERD	ata A S Data A DES Data A regis	DES Data A Regi ter (Reg 0x09) this rate an interrupt.		
2	Flow Violati	Receive S 1 = Overfl 0 = No ove Overflow o before the	ERDES Data A r ow/underflow inte erflow/underflow i conditions occur v prior data has be (Reg 0x09) wher	egister (Reg 0x0 errupt pending for interrupt pending when the radio lo een read. Underfi	9). r Receive SERDE for Receive SEF ads new data into low conditions oc		DES Data A regi read the Receive	ister (Reg 0x09 SERDES Dat

1	EOF A	The End of Frame A bit is used to signal whether an EOF event has occurred on the Channel A receive. 1 = EOF interrupt pending for Channel A 0 = No EOF interrupt pending for Channel A An EOF condition occurs for the Channel A Receiver when receive has begun and then the number of bit times specified in the SERDES Control register (0x06) elapse without any valid bits being received. This bit is cleared by reading the Receive Interrupt Status register (Reg 0x08).
0	Full A	 The Full A bit is used to signal when the Receive SERDES Data A register (Reg 0x09) is filled with data. 1 = Receive SERDES Data A full interrupt pending 0 = No Receive SERDES Data A full interrupt pending A Full A condition occurs when data is transferred from the Channel A Receiver into the Receive SERDES Data A Register (Reg 0x09). This could occur when a complete byte is received or when an EOF event occurs whether or not a complete byte has been received.

Table 12. Receive SERDES Data A

Addr: 0x09		REG_RX	_DATA_A		Default: 0x00		
7	6	5	4	3	2	1	0
			Da	ata			

Bit Name Description

7:0 Data Received Data for Channel A. The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.

Table 13. Receive SERDES Valid A

Addr:	0x0A		REG_RX_VALID_A			Default: 0x00		
7	6	5	4	3	2	1	0	
			Va	alid				

Bit Name Description

7:0 Valid These bits indicate which of the bits in the Receive SERDES Data A register (Reg 0x09) are valid. A "1" indicates that the corresponding data bit is valid for Channel A.

If the Valid Data bit is set in the Receive Interrupt Status register (Reg 0x08) all eight bits in the Receive SERDES Data A register (Reg 0x09) are valid. Therefore, it is not necessary to read the Receive SERDES Valid A register (Reg 0x0A). The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.

Table 14. Receive SERDES Data B

Addr:	0x0B		REG_RX	_DATA_B		Defaul	t: 0x00						
7	6	5	4	3	2	1 0							
	Data												

Bit Name Description

7:0 Data Received Data for Channel B. The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.





Table 15. Receive SERDES Valid B

Addr:	: 0x0C		REG_RX_	_VALID_B		Defaul	t: 0x00					
7	6	5	4	3	2	1	0					
Valid												

Bit Name Description

7:0 Valid These bits indicate which of the bits in the Receive SERDES Data B register (Reg 0x0B) are valid. A "1" indicates that the corresponding data bit is valid for Channel B.

If the Valid Data bit is set in the Receive Interrupt Status register (0x08) all eight bits in the Receive SERDES Data B register (Reg 0x0B) are valid. Therefore, it is not necessary to read the Receive SERDES Valid B register (Reg 0x0C). The over-the-air received order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7. This register is read-only.

Table 16. Transmit Interrupt Enable

Addr: 0x0D			REG_TX	_INT_EN		Defaul	t: 0x00
7	6	5	4	3	2	1	0
	Rese	erved		Underflow	Overflow	Done	Empty

Bit	Name	Description
7:4	Reserved	These bits are reserved and should be written with zeros.
3	Underflow	The Underflow bit is used to enable the interrupt associated with an underflow condition associated with the Transmit SERDES Data register (Reg 0x0F) 1 = Underflow interrupt enabled 0 = Underflow interrupt disabled An underflow condition occurs when attempting to transmit while the Transmit SERDES Data register (Reg 0x0F) does not have any data.
2	Overflow	The Overflow bit is used to enabled the interrupt associated with an overflow condition with the Transmit SERDES Data register (0x0F). 1 = Overflow interrupt enabled 0 = Overflow interrupt disabled An overflow condition occurs when attempting to write new data to the Transmit SERDES Data register (Reg 0x0F) before the preceding data has been transferred to the transmit shift register.
1	Done	The Done bit is used to enable the interrupt that signals the end of the transmission of data. 1 = Done interrupt enabled 0 = Done interrupt disabled The Done condition occurs when the Transmit SERDES Data register (Reg 0x0F) has transmitted all of its data and there is no more data for it to transmit.
0	Empty	The Empty bit is used to enable the interrupt that signals when the Transmit SERDES register (Reg 0x0F) is empty. 1 = Empty interrupt enabled 0 = Empty interrupt disabled The Empty condition occurs when the Transmit SERDES Data register (Reg 0x0F) is loaded into the transmit buffer and it's safe to load the next byte

Table 17. Transmit Interrupt Status

	Addr: 0x	0E		REG_TX_	INT_STAT		Defau	lt: 0x00
	7	6	5	4	3	2	1	0
		Rese	erved		Underflow	Overflow	Done	Empty
Note:	mented w	ithout enablin	g IRQs. The sta	tus bits are affe	less of IRQ enablected by the TX Enablematic ted by the TX Enabled and the temperature of temperature o	Enable and RX E	Enable (Reg 0x0	
Bit	Name	Descriptior	ı					
7:4	Reserved	These bits a	are reserved. Thi	s register is read	-only.			
3	Underflow	register (Re 1 = Underflo 0 = No Und This IRQ wi underflow o SERDES Da	g 0x0F) has occu ow Interrupt pend erflow Interrupt p Il assert during a ccurs when the tr ata register (Reg	urred. ling ending n underflow conc ansmitter is read 0x0F). This will c	underflow conditio dition to the Trans y to sample trans only assert after th t Status register (mit SERDES Data mit data, but there re transmitter has	a register (Reg 0 e is no data ready	x0F). An / in the Transmi
2	Overflow	register (0x0 1 = Overflow 0 = No Over This IRQ wi occurs when	DF) has occurred w Interrupt pendin rflow Interrupt pe II assert during a n the new data is	ng nding n overflow condit loaded into the	verflow condition a ion to the Transmi Transmit SERDES ding the Transmit	it SERDES Data r S Data register (R	register (Reg 0x0 eg 0x0F) before)F). An overflow the previous
1	Done	1 = Done In 0 = No Don This IRQ wi will only ass	terrupt pending e Interrupt pendi II assert when th	e data is finished smitter has trans	ata transmission. I sending a byte o mitted as least on			
0	Empty	1 = Empty I 0 = No Emp This IRQ wi Transmit SE	nterrupt pending by Interrupt pend II assert when th RDES Data regi	ling e transmit SERD ster (Reg 0x0F).	nsmit SERDES Da ES is empty. Whe Writing the Trans d into the transmit	en this IRQ is asse mit SERDES Data	erted it is ok to w a register (Reg 0	vrite to the

 All status bits are set and readable in the registers regardless of IRQ enable status. This allows a polling scheme to be implemented without enabling IRQs. The status bits are affected by the TX Enable and RX Enable (Reg 0x03, bits 7:6). For example, the transmit status will read 0 if the IC is not in transmit mode. These registers are read-only.





Table 18. Transmit SERDES Data

Addr	: 0x0F		REG_T	X_DATA		Default: 0x00							
7	6	5	4	2	1	0							
	Data												

Bit Name Description

7:0 Data Transmit Data. The over-the-air transmitted order is bit 0 followed by bit 1, followed by bit 2, followed by bit 3, followed by bit 4, followed by bit 5, followed by bit 6, followed by bit 7.

Table 19. Transmit SERDES Valid

Addr	: 0x10		REG_TX	(_VALID		Default: 0x00							
7	6	5	4	2	1 0								
	Valid												

Bit Name Description

7:0 Valid⁽¹⁾ The Valid bits are used to determine which of the bits in the Transmit SERDES Data register (reg 0x0F) are valid. 1 = Valid transmit bit

0 = Invalid transmit bit

Note: 1. The Valid bit in the Transmit SERDES Valid register (Reg 0x10) is used to mark whether the radio will send data or preamble during that bit time of the data byte. Data is sent LSB first. The SERDES will continue to send data until there are no more VALID bits in the shifter. For example, writing 0x0F to the Transmit SERDES Valid register (Reg 0x10) will send half a byte.

Table 20. PN Code

			A	ddr	: 0x	11-1	8								RE	G_I	PN_(COD)E							0x1	E8B	Defa 6A3			222	
ſ	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33	32
		Address 0x18			Address 0x17 Address 0x16											Ad	dres	s 0x	:15													

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
		Ac	dres	s Ox	14					Ac	ddres	s 0x						Ac	ldres	s 0x						A	ddres	ss Ox	11		

Bit Name Description

63:0 PN Codes The value inside the 8 byte PN code register is used as the spreading code for DSSS communication. All 8 bytes can be used together for 64 chips/bit PN code communication, or the registers can be split into two sets of 32 chips/bit PN codes and these can be used alone or with each other to accomplish faster data rates. Not any 64 chips/bit value can be used as a PN code as there are certain characteristics that are needed to minimize the possibility of multiple PN codes interfering with each other or the possibility of invalid correlation. The over-the-air order is bit 0 followed by bit 1, followed by bit 62, followed by bit 63.

Table 21. Threshold Low

Addr	: 0x19		REG_THR		Defaul	t: 0x08				
7	6	5	4	2	1	0				
Reserved	Threshold Low									

Bit Name Description

7 Reserved

This bit is reserved and should be written with zero.

6:0 Threshold Low The Threshold Low value is used to determine the number of missed chips allowed when attempting to correlate a single data bit of value 0. A perfect reception of a data bit of 0 with a 64 chips/bit PN code would result in zero correlation matches, meaning the exact inverse of the PN code has been received. By setting the Threshold Low value to 0x08 for example, up to eight chips can be erroneous while still identifying the value of the received data bit. This value along with the Threshold High value determine the correlator count values for logic 1 and logic 0. The threshold values used determine the sensitivity of the receiver to interference and the dependability of the received data. By allowing a minimal number of erroneous chips the dependability of the received data increases while the robustness to interference decreases. On the other hand increasing the maximum number of missed chips means reduced data integrity but increased robustness to interference and increased range.

Table 22. Threshold High

Addr:	0x1A		REG_THR	ESHOLD_H		Defaul	t: 0x38				
7	6	5	4	3	2	1	0				
Reserved	Threshold High										

Bit Name Description

7 Reserved

6:0

This bit is reserved and should be written with zero.

Threshold High The Threshold High value is used to determine the number of matched chips allowed when attempting to correlate a single data bit of value 1. A perfect reception of a data bit of 1 with a 64 chips/bit or a 32 chips/bit PN code would result in 64 chips/bit or 32 chips/bit correlation matches, respectively, meaning every bit was received perfectly. By setting the Threshold High value to 0x38 (64-8) for example, up to eight chips can be erroneous while still identifying the value of the received data bit. This value along with the Threshold Low value determine the correlator count values for logic 1 and logic 0. The threshold values used determine the sensitivity of the receiver to interference and the dependability of the received data. By allowing a minimal number of erroneous chips the dependability of the received data increases while the robustness to interference decreases. On the other hand increasing the maximum number of missed chips means reduced data integrity but increased robustness to interference and increased range.





Table 23. Wake Enable

Addr:	: 0x1C		REG_W	AKE_EN		Defaul	lt: 0x00
7	6	5	4	3	2	1	0
			Reserved				Wake-up Enable

Bit	Name	Description
7:1	Reserved	These bits are reserved and should be written with zeros.
0	Wake-up Enable	Wake-up interrupt enable. 0 = Disabled 1 = Enabled A wake-up event is triggered when the PD pin is deasserted and once the IC is ready to receive SPI communications.

Table 24. Wake Status

Status

Addr: 0x1D			REG_WA	KE_STAT	Default: 0x01		
7	6	5	4	3	2	1	0
Rese							Wake-up Status

Bit Name Description

7:1 Reserved These bits are reserved. This register is read-only.

- 0 Wake-up Wake-up status.
 - 0 = Wake interrupt not pending

1 = Wake interrupt pending

This IRQ will assert when a wake-up condition occurs. This bit is cleared by reading the Wake Status register (Reg 0x1D). This register is read-only.

Table 25. Analog Control

Addr: 0x20			REG_ANA	Defaul	t: 0x00			
	7	6	5	4	3	2	1	0
Re	eserved	AGC Disable	MID Read Enable	Reserved	Reserved	PA Output Enable	Palnv	Rst
Bit	Name	Descri	ption					
7	Reserved	This bit	is reserved and	should be written	with zero.			
6	AGC RSS Control	SI Enable	s AGC/RSSI cont	rol via Reg 0x2E	and Reg 0x2F.			
5	MID Read Enable	(Reg 0)	The MID Read Enable bit must be set to read the contents of the Manufacturing ID register (Reg 0x3C-0x3F). Enabling the Manufacturing ID register (Reg 0x3C-0x3F) consumes power. This bit should only be set when reading the contents of the Manufacturing ID register (Reg 0x3C-0x3F).					
4:3	Reserved	These	bits are reserved	and should be w	ritten with zeros.			
2	PA Outpu Enable	amplifie 1 = PA		nabled on PACTL		e PACTL pin for a	control of an exte	rnal power
1	PA Invert	high. P. 1 = PA0	The Power Amplifier Invert bit is used to specify the polarity of the PACTL signal when the PaOe bit is set high. PA Output Enable and PA Invert cannot be simultaneously changed. 1 = PACTL active low 0 = PACTL active high					
0	Reset	5						

Table 26. Channel

Addr	Addr: 0x21		REG_CHANNEL				Default: 0x00		
7	6	5	4	3	2	1	0		
A+N		Channel							

Bit	Name	Description
7	A+N	The A+N bit is used to specify whether the Synthesizer frequency is generated through the use of the Channel register (Reg 0x21) or through the use of the Synthesizer A Counter register (Reg 0x01) and the Synthesizer N Counter register (Reg 0x02).
		1 = Synthesizer A Counter register (Reg 0x01) and the Synthesizer N Counter register (Reg 0x02) registers used to generate Synthesizer frequency
		0 = Channel register (Reg 0x21) is used to generate Synthesizer frequency
		When set to 1 the channel value is ignored and the values written in the Synthesizer A Counter register (Reg
		0x01) and the Synthesizer N Counter register (Reg 0x02) are used. When set to 0 the values written to the Synthesizer A Counter register (Reg 0x01) and the Synthesizer N Counter register (Reg 0x02) are ignored and the channel value is used by the synthesizer. It is recommended that the Channel register (Reg 0x21) is used as opposed to the Synthesizer A Counter register (Reg 0x01) and the Synthesizer N Counter register (Reg 0x02) method.
6:0	Channel	The Channel register (Reg 0x21) is used to determine the Synthesizer frequency when the A+N bit is set to 0. Use of other channels may be restricted by certain regulatory agencies. A value of 1 corresponds to a communication frequency of 2.402 GHz, while a value of 79 corresponds to a frequency of 2.479 GHz. The channels are separated from each other by 1 MHz intervals.





Table 27. Receive Signal Strength Indicator (RSSI)

Addr: 0x22				REG		Default: 0x00		
7 6		6	5	4	3	2	1	0
	Reserved		Valid			RSSI		
Note:	The RSSI will	collect a s	ingle value each	time the part is p	ut into receive mo	de via Control re	gister (Reg 0x03,	, bit 7 = 1).
Bit	Name	Desc	ription					
7:6	Reserved	These	e bits are reserve	ed. This register is	s read-only.			
5	Valid	1 = R	The Valid bit indicates whether the RSSI value in bits [4:0] are valid. This register is read only. 1 = RSSI value is valid 0 = RSSI value is invalid				nly.	
4:0	RSSI	read	0	0	(RSSI) value indic ndicating stronger	0		0

Table 28. Power Control

Addr: 0x23			REG	i_PA		Defaul	t: 0x00
7	7 6 5		4	3	2	1	0
		Reserved		PA Bias			

Bit	Name	Description
7:3	Reserved	These bits are reserved and should be written with zeros.
2:0	PA Bias	The Power Amplifier Bias (PA Bias) bits are used to set the transmit power of the IC through increasing (values up to 7) or decreasing (values down to 0) the gain of the on-chip Power Amplifier. The higher the register value the higher the transmit power. By changing the PA Bias value signal strength management functions can be accomplished. For general purpose communication a value of 7 is recommended.

Table 29. Crystal Adjust

Addr: 0x24		REG_CRYSTAL_ADJ				Default: 0x00		
7	6	5	4	3	2	1	0	
Reserved	Clock Output Disable			Crystal	Adjust			

Bit	Name	Description
7	Reserved	This bit is reserved and should be written with zero.
6	Clock Output Disable	The Clock Output Disable bit disables the 13 MHz clock driven on the X13OUT pin. 1 = No 13 MHz clock driven externally 0 = 13 MHz clock driven externally If the 13 MHz clock is driven on the X13OUT pin then receive sensitivity will be reduced by -4 dBm on channels 5+13n. By default the 13 MHz clock output pin is enabled. This pin is useful for adjusting the 13 MHz clock, but it interferes with every 13th channel beginning with 2.405 GHz channel. Therefore, it is recommended that the 13 MHz clock output pin be disabled when not in use.
5:0	Crystal Adjust	The Crystal Adjust value is used to calibrate the on-chip load capacitance supplied to the crystal. The Crystal Adjust value will depend on the parameters of the crystal being used. Refer to the appropriate reference material for information about choosing the optimum Crystal Adjust value.

ATR2434 [Preliminary]

Table 30. VCO Calibration

Addr: 0x26		REG_VCO_CAL				Default: 0x00		
7 6		5	4	3	2	1	0	
VCO Slope Enable				Rese	erved			

Bit	Name	Description
7:6	VCO Slope Enable (Write-Only)	The Voltage Controlled Oscillator (VCO) Slope Enable bits are used to specify the amount of variance automatically added to the VCO. 11 = -5/+5 VCO adjust. The application MCU must configure this option during initialization 10 = -2/+3 VCO adjust 01 = Reserved 00 = No VCO adjust These bits are undefined for read operations.
5:0	Reserved	These bits are reserved and should be written with zeros.

Table 31. AGC Control

Addr: 0x2E		REG_AGC_CTL				Default: 0x00	
7	6	5	4	3	2	1	0
AGC Lock	Reserved						

Bit	Name	Description
7	AGC Lock	When set, this bit disables the on-chip LNA AGC system, powers down unused circuitry, and locks the LNA to maximum gain. The user must set Reg 20, bit 6 = 1 to enable writes to Reg 0x2E. It is recommended this bit be set during initialization to save power.
6:0	Reserved	These bits are reserved and should be written with zeros.

Table 32. Carrier Detect

Addr: 0x2F		REG_CARRIER_DETECT				Default: 0x00	
7	6	5	4	3	2	1	0
Carrier Detect Override				Reserved			

Bit	Name	Description
7	Carrier Detect Override	When set, this bit overrides the carrier detect. The user must set Reg 20, bit 6 = 1 to enable writes to Reg 0x2F.
6:0	Reserved	These bits are reserved and should be written with zeros.

