# imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# SAMB11 QFN SOC

# Atmel

# **Ultra-low Power BLE 4.1 SoC**

# DATASHEET

## **Description**

The SAMB11 is an ultra-low power Bluetooth<sup>®</sup> SMART (BLE 4.1) System on a Chip with Integrated MCU, Transceiver, Modem, MAC, PA, TR Switch, and Power Management Unit (PMU). It is a standalone Cortex<sup>®</sup>-M0 applications processor with embedded Flash memory and BLE connectivity.

The qualified Bluetooth Smart protocol stack is stored in dedicated ROM, the firmware includes L2CAP service layer protocols, Security Manager, Attribute protocol (ATT), Generic Attribute Profile (GATT) and the Generic Access Profile (GAP). Additionally, application profiles such as Proximity, Thermometer, Heart Rate, Blood Pressure, and many others are supported and included in the protocol stack.

### **Features**

- 2.4GHz transceiver and Modem
  - 95dBm/-93dBm programmable receiver sensitivity
  - -20 to +3.5dBm programmable TX output power
  - Integrated T/R switch
  - Single wire antenna connection
- ARM<sup>®</sup> Cortex<sup>®</sup>-M0 32-bit processor
  - Single wire Debug (SWD) interface
  - 4-channel DMA controller
  - Brown-out detector and Power On Reset
  - Watchdog Timer
- Memory
  - 128kB embedded RAM (96kB available for application)
  - 128kB embedded ROM
  - 256kB Stacked Flash Memory
- Hardware Security Accelerators
  - AES-128
  - SHA-256
- Peripherals
  - 23 digital and 4 mixed-signal GPIOs with 96kΩ internal programmable pull-up or down resistors and retention capability, and 3 wake up GPIOs with 96kΩ internal pull-up resistor
  - 2x SPI Master/Slave
  - 2x I<sup>2</sup>C Master/Slave and 1x I<sup>2</sup>C Slave
  - 2x UART
  - Three-axis quadrature decoder
  - 4x Pulse Width Modulation (PWM), three General Purpose Timers, and one Wakeup Timer
  - 4-channel 11-bit ADC
- Clock
  - Integrated 26MHz RC oscillator

# Atmel SMART

- 26MHz crystal oscillator
- Integrated 2MHz sleep RC oscillator
- 32.768kHz RTC crystal oscillator
- Ultra Low Power
  - 1.1µA sleep current (8K RAM retention and RTC running)
  - 3.0mA peak TX current (0dBm, 3.6V)
  - 4.2mA peak RX current (3.6V, -93dBm sensitivity)
- Integrated Power Management
  - 2.3 to 4.3V battery voltage range
  - 2.3 to 3.6V input range for I/O (limited by Flash memory)
  - Fully integrated Buck DC/DC converter
- Bluetooth SIG Certification
  - The ATSAMB11 uses the ATBTLC1000 as its Bluetooth controller and is certified under the ATBTLC1000.
    - QD ID Controller (see declaration D028678)
    - QD ID Host (see declaration D028679)



# **Table of Contents**

1	Order	ng Information	5
2	Packa	ge Information	5
3	Block	Diagram	6
4	Pinou	Information	7
5	Packa	ne drawing	10
6	Dowo	Monogomont	
0	Fower		
	6.1	Power Architecture	11
	6.2	DC/DC Converter	12
	6.3	Power Consumption.	13
		6.3.1 Description of Device States	13
		6.3.2 Controlling the Device States	14
		6.3.3 Current Consumption in Various Device States	14
	6.4	Power-up Sequence	15
	6.5	Power On Reset (POR) and Brown Out Detector (BOD)	16
	6.6	Digital and Mixed-Signal I/O Pin Behavior during Power-Up Sequences	17
7	Clock	ng	. 19
	71		10
	7.1	26MHz Crystal Oscillator (XO)	20
	7.2	32 768kHz BTC Crystal Oscillator (BTC XO)	20
	7.0	7.3.1 General Information	21
		7.3.2 BTC XO Design and Interface Specification	
		7.3.3 BTC Characterization with Gm Code Variation at Supply 1.2V and Temp = $25^{\circ}$ C	20
		7.3.4 BTC Characterization with Supply Variation and Temp. – 25°C	20
	71	20Hz and 26MHz Integrated BC Oscillator	24
0		nd Momory Suboyotom	
0	CPU a	na memory Subsystem	. 21
	8.1	ARM Subsystem	27
		8.1.2 Features	27
		8.1.3 Module Descriptions	28
	8.2	Memory Subsystem	29
		8.2.1 Shared Instruction and Data Memory	29
		8.2.2 ROM	30
		8.2.3 BLE Retention Memory	30
	8.3	Non-volatile Memory	30
	8.4	Flash Memory	30
9	Blueto	oth Low Energy (BLE) Subsystem	. 31
	9.1	BLE Core	31
		9.1.1 Features	31
	9.2	BLE Radio	31
		9.2.1 Receiver Performance	31
		9.2.2 Transmitter Performance	32
	9.3	Atmel Bluetooth SmartConnect Stack	33
10	Exterr	al Interfaces	. 34



	10.1	Overview	34
	10.2	I <sup>2</sup> C Master/Slave Interface	
		10.2.1 Description	36
		10.2.2 I <sup>2</sup> C Interface Timing	37
	10.3	SPI Master/Slave Interface	38
		10.3.1 Description	38
		10.3.2 SPI Interface Modes	
		10.3.3 SPI Slave Timing	40
		10.3.4 SPI Master Timing	41
	10.4	UART Interface	
	10.5	GPIOs	
	10.6	Analog to Digital Converter (ADC)	
		10.6.2 Timing	
		10.6.2 Performance	
	10.7	Software Programmable Timer and Pulse Width Modulator	
	10.7	Clock Output	40
	10.0	10.8.1 Variable Frequency Clock Output Lising Fractional Divider	48
		10.8.2 Fixed Frequency Clock Output	
	10.9	Three-axis Quadrature Decoder	
11	Refere	nce Design	
12	Bill of	Material (BOM)	51
12 13	Bill of I	Material (BOM)	51 
12 13	Bill of Electric	Material (BOM) cal Characteristics	
12 13	<b>Bill of</b> <b>Electric</b> 13.1	Material (BOM) cal Characteristics Absolute Maximum Ratings	
12 13	<b>Bill of</b> <b>Electric</b> 13.1 13.2 13.3	Material (BOM) cal Characteristics Absolute Maximum Ratings Recommended Operating Conditions DC Characteristics	<b></b>
12 13 14	Bill of 1 Electric 13.1 13.2 13.3 Beflow	Material (BOM) cal Characteristics Absolute Maximum Ratings Recommended Operating Conditions DC Characteristics	<b></b>
12 13 14	Bill of 1 Electric 13.1 13.2 13.3 Reflow	Material (BOM) cal Characteristics Absolute Maximum Ratings Recommended Operating Conditions DC Characteristics Profile Information	<b></b>
12 13 14	Bill of 1 Electric 13.1 13.2 13.3 Reflow 14.1	Material (BOM) cal Characteristics Absolute Maximum Ratings Recommended Operating Conditions DC Characteristics Profile Information Storage Condition	<b></b>
12 13 14	Bill of 1 Electric 13.1 13.2 13.3 Reflow 14.1	Material (BOM) cal Characteristics Absolute Maximum Ratings Recommended Operating Conditions DC Characteristics Profile Information Storage Condition 14.1.1 Moisture Barrier Bag Before Opened	<b>51</b> <b>52</b> 52 53 <b>53</b> <b>54</b> 54 54 54
12 13 14	Bill of 1 Electric 13.1 13.2 13.3 Reflow 14.1	Material (BOM) cal Characteristics Absolute Maximum Ratings Recommended Operating Conditions DC Characteristics Profile Information Storage Condition 14.1.1 Moisture Barrier Bag Before Opened. 14.1.2 Moisture Barrier Bag Open Stencil Design	<b>51</b> <b>52</b> 52 53 <b>53</b> <b>54</b> 54 54 54 54 54
12 13 14	Bill of 1 Electria 13.1 13.2 13.3 Reflow 14.1	Material (BOM) cal Characteristics Absolute Maximum Ratings Recommended Operating Conditions DC Characteristics Profile Information Storage Condition 14.1.1 Moisture Barrier Bag Before Opened 14.1.2 Moisture Barrier Bag Open Stencil Design Baking Conditions	<b>51</b> <b>52</b> 52 52 53 <b>54</b> 54 54 54 54 54 54 54
12 13 14	Bill of 1 Electric 13.1 13.2 13.3 Reflow 14.1 14.2 14.3 14.4	Material (BOM) cal Characteristics	<b>51</b> <b>52</b> 52 53 <b>53</b> <b>54</b> 54 54 54 54 54 54 54 54 54
12 13 14	Bill of 1 Electria 13.1 13.2 13.3 Reflow 14.1 14.2 14.3 14.4	Material (BOM)         cal Characteristics         Absolute Maximum Ratings         Recommended Operating Conditions         DC Characteristics         Profile Information         Storage Condition         14.1.1 Moisture Barrier Bag Before Opened         14.1.2 Moisture Barrier Bag Open         Stencil Design         Baking Conditions         Soldering and Reflow Condition         14.4.1 Reflow Oven	<b>51</b> <b>52</b> 52 53 <b>53</b> <b>54</b> 54 54 54 54 54 54 54 54 54
12 13 14 15	Bill of 1 Electria 13.1 13.2 13.3 Reflow 14.1 14.2 14.3 14.4 Errata.	Material (BOM)         cal Characteristics         Absolute Maximum Ratings         Recommended Operating Conditions         DC Characteristics         Profile Information         Storage Condition         14.1.1 Moisture Barrier Bag Before Opened         14.1.2 Moisture Barrier Bag Open         Stencil Design         Baking Conditions         Soldering and Reflow Condition         14.4.1 Reflow Oven	<b>51</b> <b>52</b> 52 53 <b>54</b> 54 54 54 54 54 54 54 54 54 54 54 54 54
12 13 14 15 16	Bill of 1 Electric 13.1 13.2 13.3 Reflow 14.1 14.2 14.3 14.4 Errata. Refere	Material (BOM)         cal Characteristics         Absolute Maximum Ratings         Recommended Operating Conditions         DC Characteristics         Profile Information         Storage Condition         14.1.1 Moisture Barrier Bag Before Opened         14.1.2 Moisture Barrier Bag Open         Stencil Design         Baking Conditions         Soldering and Reflow Condition         14.4.1 Reflow Oven	<b>51</b> <b>52</b> 52 53 <b>54</b> 54 54 54 54 54 54 54 54 54 54 54 54 54
12 13 14 15 16	Bill of 1 Electric 13.1 13.2 13.3 Reflow 14.1 14.2 14.3 14.4 Errata. Refere 16.1	Material (BOM)         cal Characteristics         Absolute Maximum Ratings         Recommended Operating Conditions         DC Characteristics         Profile Information         Storage Condition         14.1.1 Moisture Barrier Bag Before Opened         14.1.2 Moisture Barrier Bag Open         Stencil Design         Baking Conditions         Soldering and Reflow Condition         14.4.1 Reflow Oven         Reference Documents	<b>51</b> <b>52</b> 52 53 <b>54</b> 54 54 54 54 54 54 54 54 54 54 54 54 54



# **1** Ordering Information

Ordering Code	Package	Description
ATSAMB11G18A-MU-T	6x6mm QFN 48	SAMB11Tape & Reel
ATSAMB11G18A-MU-Y	6x6mm QFN 48	SAMB11 Tray

# 2 Package Information

#### Table 2-1. SAMB11 6x6 QFN 48 Package Information

Parameter	Value	Units	Tolerance
Package Size	6x6	mm	±0.1 mm
QFN Pad Count	48		
Total Thickness	0.85		+0.15/-0.05mm
QFN Pad Pitch	0.4		
Pad Width	0.2		
Exposed Pad size	4.2x4.2		



# 3 Block Diagram





# 4 Pinout Information

SAMB11 is offered in an exposed pad 48-pin QFN package. This package has an exposed paddle that must be connected to the system board ground. The QFN package pin assignment is shown in Figure 4-1. The color shading is used to indicate the pin type as follows:

- Red analog
- Green digital I/O (switchable power domain)
- Blue digital I/O (always-on power domain)
- Yellow digital I/O power
- Purple PMU
- Shaded green/red configurable mixed-signal GPIO (digital/analog)

The SAMB11 pins are described in Table 4-1.







Table 4-1.	SAMB11 Pin Description with Default Peripheral Ma	apping
------------	---	--------

Pin #	Pin Name	Pin Type	Description / Default Function
1	VDD_VCO	Analog/RF	RF Supply 1.2V
2	VDD_RF	Analog/RF	RF Supply 1.2V
3	RFIO	Analog/RF	RX input and TX output
4	VDD_AMS	Analog/RF	AMS Supply 1.2V
5	LP_GPIO_0	Digital I/O, Programmable Pull-Up/Down	SWD Clock
6	LP_GPIO_1	Digital I/O, Programmable Pull-Up/Down	SWD I/O
7	LP_GPIO_2	Digital I/O, Programmable Pull-Up/Down	UART1 RXD
8	LP_GPIO_3	Digital I/O, Programmable Pull-Up/Down	UART1 TXD
9	LP_GPIO_4	Digital I/O, Programmable Pull-Up/Down	UART1 CTS
10	LP_GPIO_22	Digital I/O, Programmable Pull-Up/Down	GPIO
11	LP_GPIO_23	Digital I/O, Programmable Pull-Up/Down	GPIO
12	LP_GPIO_5	Digital I/O, Programmable Pull-Up/Down	UART1 RTS
13	LP_GPIO_6	Digital I/O, Programmable Pull-Up/Down	UART2 RXD
14	LP_GPIO_7	Digital I/O, Programmable Pull-Up/Down	UART2 TXD
15	LP_GPIO_8	Digital I/O, Programmable Pull-Up/Down	I2C0 SDA (high-drive pad, see Table 13-3)
16	LP_GPIO_9	Digital I/O, Programmable Pull-Up/Down	I2C0 SCL (high-drive pad, see Table 13-3)
17	LP_GPIO_10	Digital I/O, Programmable Pull-Up/Down	SPI0 SCK
18	LP_GPIO_11	Digital I/O, Programmable Pull-Up/Down	SPI0 MOSI
19	LP_GPIO_12	Digital I/O, Programmable Pull-Up/Down	SPI0 SSN
20	LP_GPIO_13	Digital I/O, Programmable Pull-Up/Down	SPI0 MISO
21	VSW	PMU	DC/DC Converter Switching Node
22	VBATT_BUCK	PMU	DC/DC Converter Supply and General Battery Con- nection
23	VDDC_PD4	PMU	DC/DC Converter 1.2V output and feedback node
24	GPIO_MS1	Mixed Signal I/O, Programmable Pull-Up/Down	Configurable to be a GPIO Mixed Signal only (ADC interface)

8



Pin #	Pin Name	Pin Type	Description / Default Function
25	GPIO_MS2	Mixed Signal I/O, Programmable Pull-Up/Down	Configurable to be a GPIO Mixed Signal only (ADC interface)
26	CHIP_EN	PMU	Master Enable for chip
27	GPIO_MS3	Mixed Signal I/O, Programmable Pull-Up/Down	Configurable to be a GPIO Mixed Signal only (ADC interface)
28	GPIO_MS4	Mixed Signal I/O, Programmable Pull-Up/Down	Configurable to be a GPIO Mixed Signal only (ADC interface)
29	LP_LDO_OUT_1P2	PMU	Low Power LDO output (connect to $1\mu F$ decoupling cap)
30	RTC_CLK_P	PMU	RTC terminal + / 32.768kHz XTAL +
31	RTC_CLK_N	PMU	RTC terminal - / 32.768kHz XTAL +
32	AO_TEST_MODE	Digital Input	Test Mode Selection (SCAN ATE) /GND for normal operation
33	AO_GPIO_0	Digital I/O, Programmable Pull-Up	Always On External Wakeup
34	AO_GPIO_1	Digital I/O, Programmable Pull-Up	Always On External Wakeup
35	AO_GPIO_2	Digital I/O, Programmable Pull-Up	Always On External Wakeup
36	LP_GPIO_14	Digital I/O, Programmable Pull-Up/Down	UART2 CTS
37	LP_GPIO_15	Digital I/O, Programmable Pull-Up/Down	UART2 RTS
38	LP_GPIO_16	Digital I/O, Programmable Pull-Up/Down	GPIO
39	VDDIO	I/O Power	I/O Supply can be less than or equal to VBATT_BUCK
40	LP_GPIO_17	Digital I/O, Programmable Pull-Up/Down	GPIO
41	LP_GPIO_18	Digital I/O, Programmable Pull-Up/Down	GPIO
42	LP_GPIO_19	Digital I/O, Programmable Pull-Up/Down	GPIO
43	LP_GPIO_20	Digital I/O, Programmable Pull-Up/Down	GPIO
44	XO_P	Analog/RF	XO Crystal +
45	XO_N	Analog/RF	XO Crystal -
46	TPP	Analog/RF	Test MUX + output
47	TPN	Analog/RF	Test MUX – output
48	VDD_SXDIG	Analog/RF	RF Supply 1.2V



#### 5 **Package drawing**

The SAMB11 QFN package is RoHS/green compliant.









VIEW

SIDE

4

# 6 Power Management

# 6.1 Power Architecture

SAMB11 uses an innovative power architecture to eliminate the need for external regulators and reduce the number of off-chip components. The integrated power management block includes a DC/DC buck converter and separate Low Dropout (LDO) regulators for different power domains. The DCDC buck converter converts battery voltage to a lower internal voltage for the different circuit blocks and does this with high efficiency. The DCDC requires three external components for proper operation (two inductors L 4.7 $\mu$ H and 9.1nH, and one capacitor C 4.7 $\mu$ F).

The stacked Flash has a supply pin that is internally connected to the VDDIO pin.



Figure 6-1. SAMB11 Power Architecture



## 6.2 DC/DC Converter

The DC/DC Converter is intended to supply current to the BLE digital core and the RF transceiver core. The DC/DC consists of a power switch, 26MHz RC oscillator, controller, external inductor, and an external capacitor. The DCDC is utilizing pulse skipping discontinuous mode as its control scheme. The DC/DC specifications are shown in the following tables and charts.

Parameter	Symbol	Min.	Тур.	Max.	Unit	Note
Output current capability	IREG	0	10	30	mA	Dependent on external component values and DC/DC settings with acceptable efficiency
External capacitor range	C <sub>EXT</sub>	4.7 - 10%	4.7	20	μF	External capacitance range
External inductor range	Lext	2.2 - 10%	4.7	4.7 +10%	μH	External inductance range
Battery voltage	VBAT	2.3	3.3	4.3	V	Functionality and stability given
Output voltage range	V <sub>REG</sub>	1.05	1.2	1.47	v	25mV step size
Current consumption	ldd		125		μA	DC/DC quiescent current
Startup time	t <sub>startup</sub>	50		600	μs	Dependent on external component values and DC/DC settings
Voltage ripple	$\Delta V_{REG}$	5	10	30	mV	Dependent on external component values and DC/DC settings
Efficiency	η		85		%	Measured at 3V VBATT, at load of 10mA
Overshoot at startup	Vos		0			No overshoot, no output pre-charge
Line Regulation	$\Delta V_{REG}$		10		mV	From 2.35 - 4.3V
Load regulation	ΔV <sub>REG</sub>		5			From 0 - 10mA

Table 6-1	DC/DC Converter Specifications	(performance is guaranteed for 4.7)	FI and 4.7	IF C)
	Do bo ourverter opecifications	(periormance is guaranteed for 4.7)	μι ⊑ απα τ./	μι Ο )

Note: 1. External Cap: Sum of all caps connected to the DC/DC output node.

#### Table 6-2. DC/DC Converter Allowable Onboard Inductor and Capacitor Values (VBATT=3V)

Inductor [µH]	Efficiency [%]	Vripple [mV]			RX sensitivity <sup>(1)</sup> [dBm]
		C=2.2µF	C=4.7µF	C=10µF	
2.2	83	N/A	<5	<5	~1.5dB degrade
4.7	85	9 5 <		<5	~0.7dB degrade

Note: 1. Degradation relative to design powered by external LDO and DC/DC disabled.







## 6.3 Power Consumption

#### 6.3.1 Description of Device States

SAMB11 has multiple device states, depending on the state of the ARM processor and BLE subsystem. Note: The ARM is required to be powered ON if the BLE subsystem is active.

- BLE\_On\_Transmit Device is actively transmitting a BLE signal (Application may or may not be active)
- BLE\_On\_Receive Device is actively receiving a BLE signal (Application may or may not be active)
- MCU\_Only Device has ARM processor powered on and BLE subsystem powered down
- Ultra\_Low\_Power BLE is powered down and Application is powered down (with or without RAM retention)
- Power\_Down Device core supply off



#### 6.3.2 Controlling the Device States

The following pins are used to switch between the main device states:

- CHIP\_EN Used to enable PMU
- VDDIO I/O supply voltage from external supply

In Power\_Down state, VDDIO is on and CHIP\_EN is low (at GND level). To switch between Power\_Down state and MCU\_Only state CHIP\_EN has to change between low and high (VDDIO voltage level). Once the device is the MCU\_Only state, all other state transitions are controlled entirely by software. When VDDIO is off and CHIP\_EN is low, the chip is powered off with no leakage.

When no power is supplied to the device (the DC/DC Converter output and VDDIO are both off and at ground potential), a voltage cannot be applied to the SAMB11 pins because each pin contains an ESD diode from the pin to supply. This diode will turn on when a voltage higher than one diode-drop is supplied to the pin.

If a voltage must be applied to the signal pads while the chip is in a low power state, the VDDIO supply must be on, so the Power\_Down state must be used. Similarly, to prevent the pin-to-ground diode from turning on, do not apply a voltage that is more than one diode-drop below ground to any pin.

#### 6.3.3 Current Consumption in Various Device States

Device State	CHIP_EN	VDDIO	IVBATT (typical)	IVDDIO (typical)	Remark
Power_Down	Off	On	<50nA	<50nA	
Ultra_Low_Power Standby	On	On	900nA	50nA	
Ultra_Low_Power with 8KB retention, BLE timer, no RTC <sup>(1)</sup>	On	On	1.1µA	0.2µA	
Ultra_Low_Power with 8KB retention, BLE timer, with RTC <sup>(2)</sup>	On	On	1.25µA	0.1uA	
MCU_Only, idle (waiting for interrupt)	On	On	0.85mA	12µA	
BLE_On_Receive@-95dBm	On	On	4.5mA	12µA	
BLE_On_Transmit, 0dBm output power	On	On	3.0mA	12µA	
BLE_On_Transmit, 3.5dBm output power	On	On	4.0mA	12µA	

#### Table 6-3. SAMB11 Device Current Consumption

Notes: 1. Sleep clock derived from internal 32kHz RC oscillator.

2. Sleep clock derived from external 32.768kHz crystal specified for C<sub>L</sub>=7pF, using the default on-chip capacitance only, without using external capacitance.

Note: The average advertising current for connectable beacon with a full payload (37-byte packet) is targeted to be 9.7μA. The average advertising current is based on automatic advertising from the ROM with RTC 32kHz, BLE sleep timers, and 8KB memory retention. IDRAM1 and IDRAM2 are OFF. External Peripherals and debug clocks are turned OFF. VBATT is set to 3.6V. This advertising current will be enabled in a future SDK release. For current SDK based advertising current, see errata Chapter 14.







#### 6.4 Power-up Sequence

The power-up sequence for SAMB11 is shown in Figure 6-4. The timing parameters are provided in Table 6-4.



Figure 6-4. SAMB11 Power-up Sequence

Table 6-4.	SAMB11	Power-up	Sequence	Timing
------------	--------	----------	----------	--------

Parameter	Min.	Max.	Units	Description	Notes
t <sub>BIO</sub>	0			VBATT rise to VDDIO rise	VBATT and VDDIO can rise simultaneously or can be tied together.
tioce	0		ms	VDDIO rise to CHIP_EN rise	CHIP_EN must not rise before VDDIO. CHIP_EN must be driven high or low, not left floating.
tscs	10		μs	CHIP_EN rise to 31.25kHz (2MHz/64) oscillator stabilizing	

## 6.5 Power On Reset (POR) and Brown Out Detector (BOD)

The SAMB11 has a POR circuit for proper system power bring up and a brown-out detector to reset the system's operation when a drop in battery voltage is detected.

- POR is a power on reset circuit that outputs a HI logic value when the VBATT\_BUCK is below a voltage threshold. The POR output becomes a LO logic value when the VBATT\_BUCK is above a voltage threshold.
- BOD is a brown out detector that outputs a HI logic value when the bandgap reference (BGR) voltage falls below a programmable voltage threshold. When the bandgap voltage reference voltage level is restored above a voltage threshold, the BOD output becomes a LO logic value.
- The counter creates a pulse that is HI for 256\*(64\*T\_2MHz) ~8.2ms

The system block diagram and timing are illustrated in Figure 6-5 and Figure 6-6.

Table 6-5 shows the BOD thresholds.

#### Figure 6-5. SAMB11 POR and BOD Block Diagram





Figure 6-6. SAMB11 POR and BOD Timing Sequence



#### Table 6-5. ATBTLC1000 BOD Thresholds

Parameter	Min.	Тур.	Max.	Comment
BOD threshold	1.73V	1.80V	1.92V	
BOD threshold temperature coefficient		-1.09mV/C		
BOD current consumption		300nA		
tpor		8.2ms		

# 6.6 Digital and Mixed-Signal I/O Pin Behavior during Power-Up Sequences

The following table represents I/O pin states corresponding to device power modes.

 Table 6-6.
 I/O Pin Behavior in Different Device States<sup>1</sup>

Device State	VDDIO	CHIP_EN	Output Driver	Input Driver	Pull Up/Down Resistor <sup>2</sup>
Power_Down: core supply off	High	Low	Disabled (Hi-Z)	Disabled	Disabled
Power-On Reset: core supply on, POR hard reset pulse on	High	High	Disabled (Hi-Z)	Disabled	Disabled <sup>3</sup>
Power-On Default: core supply on, device out of reset but not programmed yet	High	High	Disabled (Hi-Z)	Enabled <sup>4</sup>	Enabled Pull-Up <sup>4</sup>
MCU_Only, BLE_On: core supply on, device pro- grammed by firmware	High	High	Programmed by firm- ware for each pin: Enabled or Disabled (Hi-Z) <sup>5</sup> , when Enabled driving 0 or 1	Opposite of Out- put Driver state: Disabled or Ena- bled <sup>5</sup>	Programmed by firm- ware for each pin: Enabled or Disabled, Pull-Up or Pull-Down <sup>5</sup>



Device State	VDDIO	CHIP_EN	Output Driver	Input Driver	Pull Up/Down Resistor <sup>2</sup>
Ultra_Low_Power: core supply on for always-on domain, core supply off for switchable domains	High	High	Retains previous state <sup>6</sup> for each pin: Enabled or Disabled (Hi-Z), when Enabled driving 0 or 1	Opposite of Out- put Driver state: Disabled or Ena- bled <sup>5</sup>	Retains the previous state <sup>6</sup> for each pin: Enabled or Disabled, Pull-Up or Pull-Down

Notes: 1. This table applies to all three types of I/O pins (digital switchable domain GPIOs, digital always-on/wakeup GPIOs, and mixed-signal GPIOs) unless otherwise noted

- 2. Pull-up/down resistor value is  $96k\Omega \pm 10\%$
- 3. In Power-On Reset state pull-up resistor is enabled in the always-on/wakeup GPIOs only
- 4. In Power-On Default state input drivers and pull-up/down resistors are disabled in the mixed-signal GPIOs only (mixed-signal GPIOs are defaulted to analog mode, see the note below)
- 5. Mixed-signal GPIOs can be programmed to be in analog or digital mode for each pin: when programmed to analog mode (default), the output driver, input driver, and pull-up/down resistors are all disabled
- 6. In Ultra\_Low\_Power state always-on/wakeup GPIOs do not have retention capability and behave same as in MCU\_Only or BLE\_On states, also for mixed-signal GPIOs programming analog mode overrides retention functionality for each pin



# 7 Clocking

### 7.1 Overview





Figure 7-1 provides an overview of the clock tree and clock management blocks.

The BLE Clock is used to drive the BLE subsystem. The ARM clock is used to drive the Cortex-M0 MCU and its interfaces (UART, SPI, and I<sup>2</sup>C), the nominal MCU clock speed is 26MHz. The Low Power Clock is used to drive all the low power applications like the BLE sleep timer, always-on power sequencer, always-on timer, and others.

The 26MHz Crystal Oscillator (XO) must be used for the BLE operations or in the event a very accurate clock is required for the ARM subsystem operations.

The 26MHz integrated RC Oscillator is used for most general purpose operations on the MCU and its peripherals. In cases when the BLE subsystem is not used, the RC oscillator can be used for lower power consumption. The frequency variation of this RC oscillator is up to  $\pm 50\%$  over process, voltage, and temperature.

The 2MHz integrated RC Oscillator can be used as the Low Power Clock for applications that require a fast wake up of the ARM or for generating a ~31.25 kHz clock for a slower wake up but lowest power in sleep mode. This 2MHz oscillator can also be used as the ARM Clock for low-power applications where the MCU needs to remain on but run at a reduced clock speed. The frequency variation of this RC oscillator is up to ±50% over process, voltage, and temperature.

The 32.768kHz RTC Crystal Oscillator (RTC XO) is recommended to be used for BLE operations (although optional) as it will reduce power consumption by providing the best timing for wake up precision, allowing circuits to be in low power sleep mode for as long as possible until they need to wake up and connect during the BLE connection event. The ~31.25kHz clock derived from the 2MHz integrated RC Oscillator can be used instead of RTC XO but it has low accuracy over process, voltage and temperature variations (up to ±50%) and thus needs to

# **Atmel**

be frequently calibrated to within ±500ppm if the RC oscillator is used for BLE timing during a connection event. Because this clock is less accurate than RTC XO, it will require waking up earlier to prepare for a connection event and this will increase the average power consumption. Calibration of the RC Oscillator is described in the application note.

## 7.2 26MHz Crystal Oscillator (XO)

#### Table 7-1. SAMB11 26MHz Crystal Oscillator Parameters

Parameter	Min.	Тур.	Max.	Units
Crystal Resonant Frequency	N/A	26	N/A	MHz
Crystal Equivalent Series Resistance		50	80	Ω
Stability - Initial Offset (1)	-50		50	ppm
Stability - Temperature and Aging	-40		40	ppm

Note: 1. The initial offset must be calibrated to maintain ±25ppm in all operating conditions. This calibration is performed during final production testing and calibration offset values are stored in eFuse. More details are provided in the calibration application note.

The block diagram in Figure 7-2(a) shows how the internal Crystal Oscillator (XO) is connected to the external crystal.

The XO has up to 10pF internal capacitance on each terminal XO\_P and XO\_N (programmable in steps of 1.25pF). To bypass the crystal oscillator, an external Signal capable of driving 10pF can be applied to the XO\_P terminal as shown in Figure 7-2(b).

The needed external bypass capacitors depend on the chosen crystal characteristics. Refer to the datasheet of the preferred crystal and take into account the on-chip capacitance.

When bypassing XO\_P from an external clock, XO\_N is required to be floating.

#### Figure 7-2. SAMB11 Connections to XO



WARNING: External Clock signal MUST be limited between 0V and 1.2V. If exceeded, damage will be caused on the XO\_P pin.



(b) Crystal oscillator is bypassed

(a) Crystal oscillator is used



xo_cap[3:0]	40020808[17]	40020848[17]	40020814[7,6,15]	Cl,on-chip [pF]
0	0	0	000	1.00
1	0	0	001	2.25
2	0	0	010	3.50
3	0	0	011	4.75
4	0	0	100	6.00
5	0	0	101	7.25
6	0	0	110	8.50
7	0	0	111	9.75
8	1	1	000	6.00
9	1	1	001	7.25
10	1	1	010	8.50
11	1	1	011	9.75
12	1	1	100	11.00
13	1	1	101	12.25
14	1	1	110	13.50
15	1	1	111	14.75

Table 7-2. SAMB11 26MHz XTAL C\_onchip Programming

Table 7-3 specifies the electrical and performance requirements for the external clock.

Parameter	Min.	Max.	Unit	Comments
Oscillation frequency	26	26	MHz	Must be able to drive 5pF load @ desired frequency
Voltage swing	0.75	1.2	Vpp	
Stability – Temperature and Aging	-50	+50	ppm	BLE Spec has +-50ppm Frequency accuracy require- ment.
Phase Noise		-130	dBc/Hz	At 10kHz offset
Jitter (RMS)		<1psec		Based on integrated phase noise spectrum from 1kHz to 1MHz

# 7.3 32.768kHz RTC Crystal Oscillator (RTC XO)

#### 7.3.1 General Information

SAMB11 has a 32.768kHz RTC oscillator that is preferably used for BLE activities involving connection events. To be compliant with the BLE specifications for connection events, the frequency accuracy of this clock has to be within ±500ppm. Because of the high accuracy of the 32.768kHz crystal oscillator clock, the power consumption can be minimized by leaving radio circuits in low-power sleep mode for as long as possible until they need to wake up for the next connection timed event.

The block diagram in Figure 7-3(a) shows how the internal low-frequency Crystal Oscillator (XO) is connected to the external crystal.



The RTC XO has a programmable internal capacitance with a maximum of 15pF on each terminal, RTC\_CLK\_P, and RTC\_CLK\_N. When bypassing the crystal oscillator with an external signal, one can program down the internal capacitance to its minimum value (~1pF) for easier driving capability. The driving signal can be applied to the RTC\_CLK\_P terminal as shown in Figure 7-3(b).

The needed external bypass capacitors depend on the chosen crystal characteristics. Refer to the datasheet of the preferred crystal and take into account the on-chip capacitance.

When bypassing RTC\_CLK\_P from an external clock, RTC\_CLK\_N is required to be floating.

Figure 7-3. SAMB11 Connections to RTC XO



(a) Crystal oscillator is used

(b) Crystal oscillator is bypassed

Table 7-4. 32.768kHz XTAL C\_onchip Programming

Register: pierce_cap_ctrl[3:0]	Cl_onchip [pF]
0000	0.0
0001	1.0
0010	2.0
0011	3.0
0100	4.0
0101	5.0
0110	6.0
0111	7.0
1000	8.0
1001	9.0
1010	10.0
1011	11.0
1100	12.0
1101	13.0
1110	14.0
1111	15.0



#### 7.3.2 RTC XO Design and Interface Specification

The RTC consists of two main blocks: The Programmable Gm stage and tuning capacitors. The programmable Gm stage is used to guarantee oscillation startup and to sustain oscillation. Tuning capacitors are used to adjust the XO center frequency and control the XO precision for different crystal models. The output of the XO is driven to the digital domain via a digital buffer stage with a supply voltage of 1.2V.

Pin Name	Function	Register Default
Digital Control Pins		
Pierce_res_ctrl	Control feedback resistance value: $0 = 20M\Omega$ Feedback resistance $1 = 30M\Omega$ Feedback resistance	0X4000F404<15>='1'
Pierce_cap_ctrl<3:0>	Control the internal tuning capacitors with step of 700fF: 0000=700fF 1111=11.2pF Refer to crystal datasheet to check for optimum tuning cap value	0X4000F404<23:20>="1000"
Pierce_gm_ctrl<3:0>	Controls the Gm stage gain for different crystal mode: 0011= for crystal with shunt cap of 1.2pF 1000= for crystal with shunt cap >3pF	0X4000F404<19:16>="1000"
Supply Pins		
VDD_XO	1.2V	

#### Table 7-5. RTC XO Interface

#### 7.3.3 RTC Characterization with Gm Code Variation at Supply 1.2V and Temp. = 25°C

This section shows the RTC total drawn current and the XO accuracy versus different tuning capacitors and different GM codes, at supply voltage of 1.2V and temp. = 25°C.







Figure 7-5. RTC Oscillation Frequency Deviation vs. Tuning Caps at 25°C



Figure 7-6. RTC Drawn Current vs. Supply Variation



Atmel



Figure 7-7. RTC Frequency Deviation vs. Supply Voltage

## 7.4 2MHz and 26MHz Integrated RC Oscillator

The 2MHz integrated RC Oscillator circuit without calibration has a frequency variation of 50% over process, temperature, and voltage variation. The ~31.25kHz clock is derived from the 2MHz clock by dividing by 64 and provides for lowest sleep power mode with a real-time clock running. As described above, calibration over process, temperature, and voltage is required to maintain the accuracy of this clock.





Statistics of deriv(PPM) vs. #Cycles of 32kHz\_RC

