



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





SAMD5x/E5x Family Data Sheet

32-bit ARM® Cortex®-M4F MCUs with 1 Msp/s 12-bit ADC, QSPI, USB, Ethernet, and PTC

Features

Operating Conditions:

- -40°C to +85°C, DC to 120 MHz

Core: 120 MHz ARM® Cortex®-M4

- 403 CoreMark® at 120 MHz
- 4 KB combined instruction cache and data cache
- 8-zones Memory Protection Unit (MPU)
- Thumb®-2 instruction set
- Embedded Trace Module (ETM) with instruction trace stream
- Core Sight Embedded Trace Buffer (ETB)
- Trace Port Interface Unit (TPIU)
- Floating Point Unit (FPU)

Memories

- 1 MB/512 KB/256 KB in-system self-programmable Flash with:
 - Error Correction Code (ECC)
 - Dual bank with Read-While-Write (RWW) support
 - EEPROM hardware emulation
- 256/192/128 KB SRAM Main Memory
 - 128/96/64 KB of Error Correction Code (ECC) RAM option
- Up to 4 KB of Tightly Coupled Memory (TCM)
- Up to 8 KB additional SRAM
 - Can be retained in backup mode
- Eight 32-bit backup registers

System

- Power-on Reset (POR) and Brown-out detection (BOD)
- Internal and external clock options
- External Interrupt Controller (EIC)
- 16 external interrupts
- One non-maskable interrupt
- Two-pin Serial Wire Debug (SWD) programming, test, and debugging interface

Power Supply

- Idle, Standby, Hibernate, Backup, and Off sleep modes

- SleepWalking peripherals
- Battery backup support
- Embedded Buck/LDO regulator supporting on-the-fly selection

High-Performance Peripherals

- 32-channel Direct Memory Access Controller (DMAC)
 - Built-in CRC, with memory CRC generation/monitor hardware support
- Up to two SD(HC) Memory Card Interfaces (SDHC)
 - Up to 50 MHz operation
 - 4-bit or 1-bit interface
 - Compatibility with SD and SDHC memory card specification version 3.01
 - Compatibility with SDIO specification version 3.0
 - Compliant with JDEC specification, MMC memory cards V4.51
- One Quad I/O Serial Peripheral Interface (QSPI)
 - eXecute-In-Place (XIP) support
 - Dedicated AHB memory zone
- One Ethernet MAC (SAM E53 and SAM E54)
 - 10/100 Mbps in MII and RMII with dedicated DMA
 - IEEE 1588 Precision Time Protocol (PTP) support
 - IEEE 1588 Time Stamping Unit (TSU) support
 - IEEE802.3AZ energy efficiency support
 - Support for 802.1AS and 1588 precision clock synchronization protocol
 - Wake on LAN support
- Up to two Controller Area Network CAN (SAM E51 and SAM E54)
 - Support for CAN2.0 A/B and CAN-FD (ISO 11898-1:2015)
- One Full-Speed (12 Mbps) Universal Serial Bus (USB) 2.0 interface
 - Embedded host and device function
 - Eight endpoints
 - On-chip transceiver with integrated serial resistor

System Peripherals

- 32-channel Event System
- Up to eight Serial Communication Interfaces (SERCOM), each configurable to operate as either:
 - USART with full-duplex and single-wire half-duplex configuration
 - ISO7816
 - I²C up to 3.4MHz
 - SPI
 - LIN master/slave
 - RS485
 - SPI inter-byte space
- Up to eight 16-bit Timers/Counters (TC) each configurable as:
 - 16-bit TC with two compare/capture channels
 - 8-bit TC with two compare/capture channels
 - 32-bit TC with two compare/capture channels, by using two TCs
- Two 24-bit Timer/Counters for Control (TCC), with extended functions:

- Up to six compare channels with optional complementary output
- Generation of synchronized pulse width modulation (PWM) pattern across port pins
- Deterministic fault protection, fast decay and configurable dead-time between complementary output
- Dithering that increase resolution with up to 5 bit and reduce quantization error
- Up to Three 16-bit Timer/Counters for Control (TCC), with extended functions:
 - Up to three compare channels with optional complementary output
- 32-bit Real Time Counter (RTC) with clock/calendar function
- Up to 4 wake-up pins with tamper detection and debouncing filter
- Watchdog Timer (WDT) with Window mode
- CRC-32 generator
- One two-channel Inter-IC Sound Interface (I2S)
- Position Decoder (PDEC)
- Frequency meter (FREQM)
- One Configurable Custom Logic (CCL)
- Dual 12-bit, 1 MSPS Analog-to-Digital Converter (ADC) with up to 16 channels each
 - Differential and single-ended input
 - Automatic offset and gain error compensation
 - Oversampling and decimation in hardware to support 13-, 14-, 15-, or 16-bit resolution
- Dual 12-bit, 1 MSPS Output Digital-to-Analog Converter (DAC)
- Two Analog Comparators (AC) with Window Compare function
- One temperature sensor
- Parallel Capture Controller (PCC)
 - Up to 14-bit parallel capture mode
- Peripheral Touch Controller (PTC)
 - Capacitive Touch buttons, sliders, and wheels
 - Wake-up on touch
 - Up to 32 self-capacitance, and up to 256 mutual-capacitance channels

Cryptography

- One Advanced Encryption System (AES) with 256-bit key length and up to 2 MB/s data rate
 - Five confidential modes of operation (ECB, CBC, CFB, OFB, CTR)
 - Supports counter with CBC-MAC mode
 - Galois Counter Mode (GCM)
- True Random Number Generator (TRNG)
- Public Key Cryptography Controller (PUKCC) and associated Classical Public Key Cryptography Library (PUKCL)
 - RSA, DSA
 - Elliptic Curves Cryptography (ECC) ECC GF(2n), ECC GF(p)
- Integrity Check Module (ICM) based on Secure Hash Algorithm (SHA1, SHA224, SHA256), DMA assisted

Oscillators

- 32.768 kHz crystal oscillator (XOSC32K)
 - Clock failure detection
- Up to two 8 MHz to 48 MHz crystal oscillator (XOSC)

- Clock failure detection
- 32.768 kHz ultra low-power internal oscillator (OSCULP32K)
- 48 MHz Digital Frequency Locked Loop (DFLL48M)
- Two 48-200 MHz Fractional Digital Phased Locked Loop (FDPLL200M)

I/O

- Up to 99 programmable I/O pins

Packages

- 48-pin QFN
- 64-pin QFN, TQFP, WLCSP
- 100-pin TQFP
- 120-ball TFBGA
- 128-pin TQFP

Table of Contents

Features.....	1
1. Configuration Summary.....	17
2. Ordering Information.....	19
3. Block Diagram.....	20
3.1. SAM D5x/E5x Block Diagram.....	20
4. Pinout.....	22
4.1. Pin Count 48 (G).....	22
4.2. Pin Count 64 (J).....	23
4.3. Pin Count 100 (N).....	25
4.4. Pin Count 120 (P).....	26
4.5. Pin Count 128 (P).....	27
5. Signal Descriptions List.....	28
6. I/O Multiplexing and Considerations.....	32
6.1. Multiplexed Signals.....	32
6.2. Other Functions.....	37
7. Power Supply and Start-Up Considerations.....	47
7.1. Power Domain Overview.....	47
7.2. Power Supply Considerations.....	47
7.3. Power-Up.....	49
7.4. Power-On Reset and Brown-Out Detector.....	50
8. Product Memory Mapping Overview.....	52
9. Memories.....	54
9.1. Embedded Memories.....	54
9.2. Physical Memory Map.....	54
9.3. SRAM Memory Configuration.....	55
9.4. NVM User Page Mapping.....	57
9.5. NVM Software Calibration Area Mapping.....	59
9.6. Serial Number.....	60
10. Processor and Architecture.....	61
10.1. Cortex M4 Processor.....	61
10.2. Nested Vector Interrupt Controller.....	64
10.3. High-Speed Bus System.....	75
11. CMCC - Cortex M Cache Controller.....	79
11.1. Overview.....	79

11.2. Features.....	79
11.3. Block Diagram.....	80
11.4. Signal Description.....	81
11.5. Product Dependencies.....	81
11.6. Functional Description.....	81
11.7. DEBUG Mode.....	84
11.8. RAM Properties.....	85
11.9. Register Summary.....	86
11.10. Register Description.....	87
12. DSU - Device Service Unit.....	101
12.1. Overview.....	101
12.2. Features.....	101
12.3. Block Diagram.....	102
12.4. Signal Description.....	102
12.5. Product Dependencies.....	102
12.6. Debug Operation.....	103
12.7. Chip Erase.....	105
12.8. Programming.....	106
12.9. Intellectual Property Protection.....	106
12.10. Device Identification.....	108
12.11. Functional Description.....	109
12.12. Register Summary.....	114
12.13. Register Description.....	116
13. Clock System.....	144
13.1. Clock Distribution.....	144
13.2. Synchronous and Asynchronous Clocks.....	146
13.3. Register Synchronization.....	146
13.4. Enabling a Peripheral.....	149
13.5. On Demand Clock Requests.....	149
13.6. Power Consumption vs. Speed.....	150
13.7. Clocks after Reset.....	150
14. GCLK - Generic Clock Controller.....	151
14.1. Overview.....	151
14.2. Features.....	151
14.3. Block Diagram.....	151
14.4. Signal Description.....	152
14.5. Product Dependencies.....	152
14.6. Functional Description.....	153
14.7. Register Summary.....	159
14.8. Register Description.....	164
15. MCLK – Main Clock.....	173
15.1. Overview.....	173
15.2. Features.....	173
15.3. Block Diagram.....	173

15.4. Signal Description.....	173
15.5. Product Dependencies.....	173
15.6. Functional Description.....	175
15.7. Register Summary.....	181
15.8. Register Description.....	181
16. RSTC – Reset Controller.....	200
16.1. Overview.....	200
16.2. Features.....	200
16.3. Block Diagram.....	200
16.4. Signal Description.....	200
16.5. Product Dependencies.....	201
16.6. Functional Description.....	201
16.7. Register Summary.....	204
16.8. Register Description.....	204
17. RAMECC – RAM Error Correction Code (ECC).....	207
17.1. Overview.....	207
17.2. Features.....	207
17.3. Block Diagram.....	207
17.4. Signal Description.....	207
17.5. Product Dependencies.....	207
17.6. Functional Description.....	209
17.7. Register Summary.....	211
17.8. Register Description.....	211
18. PM – Power Manager.....	218
18.1. Overview.....	218
18.2. Features.....	218
18.3. Block Diagram.....	218
18.4. Signal Description.....	218
18.5. Product Dependencies.....	218
18.6. Functional Description.....	220
18.7. Register Summary.....	229
18.8. Register Description.....	229
19. SUPC – Supply Controller.....	238
19.1. Overview.....	238
19.2. Features.....	238
19.3. Block Diagram.....	239
19.4. Signal Description.....	239
19.5. Product Dependencies.....	240
19.6. Functional Description.....	241
19.7. Register Summary.....	249
19.8. Register Description.....	250
20. WDT – Watchdog Timer.....	276
20.1. Overview.....	276

20.2. Features.....	276
20.3. Block Diagram.....	277
20.4. Signal Description.....	277
20.5. Product Dependencies.....	277
20.6. Functional Description.....	278
20.7. Register Summary.....	284
20.8. Register Description.....	284
21. RTC – Real-Time Counter.....	294
21.1. Overview.....	294
21.2. Features.....	294
21.3. Block Diagram.....	295
21.4. Signal Description.....	296
21.5. Product Dependencies.....	296
21.6. Functional Description.....	298
21.7. Register Summary - Mode 0 - 32-Bit Counter.....	310
21.8. Register Description - Mode 0 - 32-Bit Counter.....	312
21.9. Register Summary - Mode 1 - 16-Bit Counter.....	335
21.10. Register Description - Mode 1 - 16-Bit Counter.....	337
21.11. Register Summary - Mode 2 - Clock/Calendar.....	359
21.12. Register Description - Mode 2 - Clock/Calendar.....	361
22. DMAC – Direct Memory Access Controller.....	385
22.1. Overview.....	385
22.2. Features.....	385
22.3. Block Diagram.....	387
22.4. Signal Description.....	387
22.5. Product Dependencies.....	387
22.6. Functional Description.....	388
22.7. Register Summary.....	413
22.8. Register Description.....	424
22.9. Register Summary - SRAM.....	455
22.10. Register Description - SRAM.....	455
23. EIC – External Interrupt Controller.....	463
23.1. Overview.....	463
23.2. Features.....	463
23.3. Block Diagram.....	463
23.4. Signal Description.....	464
23.5. Product Dependencies.....	464
23.6. Functional Description.....	465
23.7. Register Summary.....	473
23.8. Register Description.....	474
24. GMAC - Ethernet MAC.....	490
24.1. Description.....	490
24.2. Features.....	490
24.3. Block Diagram.....	491

24.4. Signal Description.....	491
24.5. Product Dependencies.....	492
24.6. Functional Description.....	493
24.7. Programming Interface.....	521
24.8. Register Summary.....	526
24.9. Register Description.....	536
25. NVMCTRL – Nonvolatile Memory Controller.....	655
25.1. Overview.....	655
25.2. Features.....	655
25.3. Block Diagram.....	656
25.4. Signal Description.....	656
25.5. Product Dependencies.....	656
25.6. Functional Description.....	658
25.7. Register Summary.....	678
25.8. Register Description.....	679
26. ICM - Integrity Check Monitor.....	702
26.1. Overview.....	702
26.2. Features.....	702
26.3. Block Diagram.....	703
26.4. Signal Description.....	703
26.5. Product Dependencies.....	703
26.6. Functional Description.....	704
26.7. Register Summary - ICM.....	719
26.8. Register Description.....	720
27. PAC - Peripheral Access Controller.....	741
27.1. Overview.....	741
27.2. Features.....	741
27.3. Block Diagram.....	741
27.4. Product Dependencies.....	741
27.5. Functional Description.....	743
27.6. Register Summary.....	746
27.7. Register Description.....	747
28. OSCCTRL – Oscillators Controller.....	780
28.1. Overview.....	780
28.2. Features.....	780
28.3. Block Diagram.....	781
28.4. Signal Description.....	781
28.5. Product Dependencies.....	781
28.6. Functional Description.....	782
28.7. Register Summary.....	796
28.8. Register Description.....	798
29. OSC32KCTRL – 32KHz Oscillators Controller.....	832
29.1. Overview.....	832

29.2. Features.....	832
29.3. Block Diagram.....	833
29.4. Signal Description.....	833
29.5. Product Dependencies.....	833
29.6. Functional Description.....	835
29.7. Register Summary.....	840
29.8. Register Description.....	840
30. FREQM – Frequency Meter.....	852
30.1. Overview.....	852
30.2. Features.....	852
30.3. Block Diagram.....	852
30.4. Signal Description.....	852
30.5. Product Dependencies.....	852
30.6. Functional Description.....	854
30.7. Register Summary.....	857
30.8. Register Description.....	857
31. EVSYS – Event System.....	867
31.1. Overview.....	867
31.2. Features.....	867
31.3. Block Diagram.....	868
31.4. Product Dependencies.....	868
31.5. Functional Description.....	869
31.6. Register Summary.....	876
31.7. Register Description.....	883
32. PORT - I/O Pin Controller.....	904
32.1. Overview.....	904
32.2. Features.....	904
32.3. Block Diagram.....	905
32.4. Signal Description.....	905
32.5. Product Dependencies.....	905
32.6. Functional Description.....	907
32.7. Register Summary.....	914
32.8. PORT Pin Groups and Register Repetition.....	916
32.9. Register Description.....	916
33. SERCOM – Serial Communication Interface.....	939
33.1. Overview.....	939
33.2. Features.....	939
33.3. Block Diagram.....	940
33.4. Signal Description.....	940
33.5. Product Dependencies.....	940
33.6. Functional Description.....	942
34. SERCOM USART - SERCOM Synchronous and Asynchronous Receiver and Transmitter.....	948

34.1. Overview.....	948
34.2. USART Features.....	948
34.3. Block Diagram.....	949
34.4. Signal Description.....	949
34.5. Product Dependencies.....	949
34.6. Functional Description.....	951
34.7. Register Summary.....	968
34.8. Register Description.....	969
35. SERCOM SPI – SERCOM Serial Peripheral Interface.....	997
35.1. Overview.....	997
35.2. Features.....	997
35.3. Block Diagram.....	998
35.4. Signal Description.....	998
35.5. Product Dependencies.....	998
35.6. Functional Description.....	1000
35.7. Register Summary.....	1011
35.8. Register Description.....	1012
36. SERCOM I²C – Inter-Integrated Circuit.....	1034
36.1. Overview.....	1034
36.2. Features.....	1034
36.3. Block Diagram.....	1035
36.4. Signal Description.....	1035
36.5. Product Dependencies.....	1035
36.6. Functional Description.....	1037
36.7. Register Summary - I2C Slave.....	1057
36.8. Register Description - I ² C Slave.....	1058
36.9. Register Summary - I2C Master.....	1078
36.10. Register Description - I ² C Master.....	1079
37. QSPI - Quad Serial Peripheral Interface.....	1101
37.1. Overview.....	1101
37.2. Features.....	1101
37.3. Block Diagram.....	1102
37.4. Signal Description.....	1102
37.5. Product Dependencies.....	1102
37.6. Functional Description.....	1104
37.7. Register Summary.....	1121
37.8. Register Description.....	1122
38. USB – Universal Serial Bus.....	1144
38.1. Overview.....	1144
38.2. Features.....	1144
38.3. USB Block Diagram.....	1145
38.4. Signal Description.....	1145
38.5. Product Dependencies.....	1145
38.6. Functional Description.....	1147

38.7. Register Summary.....	1167
38.8. Register Description.....	1171
39. CAN - Control Area Network.....	1244
39.1. Overview.....	1244
39.2. Features.....	1244
39.3. Block Diagram.....	1245
39.4. Signal Description.....	1245
39.5. Product Dependencies.....	1245
39.6. Functional Description.....	1246
39.7. Register Summary.....	1268
39.8. Register Description.....	1272
39.9. Message RAM.....	1343
40. SD/MMC Host Controller (SDHC).....	1353
40.1. Overview.....	1353
40.2. Features.....	1353
40.3. Block Diagrams.....	1354
40.4. Signal Description.....	1355
40.5. Product Dependencies.....	1355
40.6. Functional Description.....	1356
40.7. Register Summary.....	1357
40.8. Register Description.....	1360
41. CCL – Configurable Custom Logic.....	1432
41.1. Overview.....	1432
41.2. Features.....	1432
41.3. Block Diagram.....	1433
41.4. Signal Description.....	1433
41.5. Product Dependencies.....	1433
41.6. Functional Description.....	1435
41.7. Register Summary.....	1446
41.8. Register Description.....	1446
42. AES – Advanced Encryption Standard.....	1451
42.1. Overview.....	1451
42.2. Features.....	1451
42.3. Block Diagram.....	1452
42.4. Signal Description.....	1453
42.5. Product Dependencies.....	1453
42.6. Functional Description.....	1454
42.7. Register Summary.....	1463
42.8. Register Description.....	1465
43. Public Key Cryptography Controller (PUKCC).....	1482
43.1. Overview.....	1482
43.2. Product Dependencies.....	1482
43.3. Functional Description.....	1483

44. TRNG – True Random Number Generator.....	1613
44.1. Overview.....	1613
44.2. Features.....	1613
44.3. Block Diagram.....	1613
44.4. Signal Description.....	1613
44.5. Product Dependencies.....	1613
44.6. Functional Description.....	1615
44.7. Register Summary.....	1617
44.8. Register Description.....	1617
45. ADC – Analog-to-Digital Converter.....	1624
45.1. Overview.....	1624
45.2. Features.....	1624
45.3. Block Diagram.....	1625
45.4. Signal Description.....	1625
45.5. Product Dependencies.....	1626
45.6. Functional Description.....	1627
45.7. Register Summary.....	1645
45.8. Register Description.....	1646
46. AC – Analog Comparators.....	1679
46.1. Overview.....	1679
46.2. Features.....	1679
46.3. Block Diagram.....	1680
46.4. Signal Description.....	1680
46.5. Product Dependencies.....	1680
46.6. Functional Description.....	1682
46.7. Register Summary.....	1692
46.8. Register Description.....	1692
47. DAC – Digital-to-Analog Converter.....	1711
47.1. Overview.....	1711
47.2. Features.....	1711
47.3. Block Diagram.....	1711
47.4. Signal Description.....	1712
47.5. Product Dependencies.....	1712
47.6. Functional Description.....	1714
47.7. Register Summary.....	1724
47.8. Register Description.....	1724
48. TC – Timer/Counter.....	1750
48.1. Overview.....	1750
48.2. Features.....	1750
48.3. Block Diagram.....	1751
48.4. Signal Description.....	1751
48.5. Product Dependencies.....	1752
48.6. Functional Description.....	1753

48.7. Register Description.....	1769
49. TCC – Timer/Counter for Control Applications.....	1842
49.1. Overview.....	1842
49.2. Features.....	1842
49.3. Block Diagram.....	1843
49.4. Signal Description.....	1843
49.5. Product Dependencies.....	1844
49.6. Functional Description.....	1845
49.7. Register Summary.....	1880
49.8. Register Description.....	1883
50. PTC - Peripheral Touch Controller.....	1927
50.1. Overview.....	1927
50.2. Features.....	1927
50.3. Block Diagram.....	1928
50.4. Signal Description.....	1928
50.5. System Dependencies.....	1929
50.6. Functional Description.....	1930
51. I2S - Inter-IC Sound Controller.....	1931
51.1. Overview.....	1931
51.2. Features.....	1931
51.3. Block Diagram.....	1932
51.4. Signal Description.....	1932
51.5. Product Dependencies.....	1933
51.6. Functional Description.....	1934
51.7. I ² S Application Examples.....	1945
51.8. Register Summary.....	1948
51.9. Register Description.....	1949
52. PCC - Parallel Capture Controller.....	1971
52.1. Overview.....	1971
52.2. Features.....	1971
52.3. Block Diagram.....	1971
52.4. Signal Description.....	1971
52.5. Product Dependencies.....	1972
52.6. Functional Description.....	1973
52.7. Register Summary.....	1980
52.8. Register Description.....	1980
53. PDEC – Position Decoder.....	1993
53.1. Overview.....	1993
53.2. Features.....	1993
53.3. Block Diagram.....	1994
53.4. Signal Description.....	1994
53.5. Product Dependencies.....	1994
53.6. Functional Description.....	1996

53.7. Register Summary.....	2006
53.8. Register Description.....	2007
54. Electrical Characteristics at 85°C.....	2034
54.1. Disclaimer.....	2034
54.2. Absolute Maximum Ratings.....	2034
54.3. General Operating Ratings.....	2034
54.4. Injection Current.....	2035
54.5. Supply Characteristics.....	2036
54.6. Maximum Clock Frequencies.....	2037
54.7. Power Consumption.....	2038
54.8. Wake-Up Time.....	2042
54.9. I/O Pin Characteristics.....	2043
54.10. Analog Characteristics.....	2044
54.11. NVM Characteristics.....	2058
54.12. Oscillators Characteristics.....	2059
54.13. Timing Characteristics.....	2065
54.14. USB Characteristics.....	2079
55. Packaging Information.....	2081
55.1. Package Marking Information.....	2081
55.2. Thermal Considerations.....	2083
55.3. Package Drawings.....	2084
55.4. Soldering Profile.....	2099
56. Schematic Checklist.....	2100
56.1. Introduction.....	2100
56.2. Power Supply.....	2100
56.3. External Analog Reference Connections.....	2103
56.4. External Reset Circuit.....	2105
56.5. Unused or Unconnected Pins.....	2106
56.6. Clocks and Crystal Oscillators.....	2106
56.7. Programming and Debug Ports.....	2109
56.8. QSPI Interface.....	2113
56.9. USB Interface.....	2113
56.10. SDHC Interface.....	2115
57. Conventions.....	2116
57.1. Numerical Notation.....	2116
57.2. Memory Size and Type.....	2116
57.3. Frequency and Time.....	2116
57.4. Registers and Bits.....	2117
58. Acronyms and Abbreviations.....	2118
59. Revision History.....	2121
The Microchip Web Site.....	2122

SAMD5x/E5x Family Data Sheet

Customer Change Notification Service.....	2122
Customer Support.....	2122
Product Identification System.....	2123
Microchip Devices Code Protection Feature.....	2123
Legal Notice.....	2123
Trademarks.....	2124
Quality Management System Certified by DNV.....	2124
Worldwide Sales and Service.....	2126

SAMD5x/E5x Family Data Sheet

Configuration Summary

Device	Program Memory (KB)	Data Memory (KB)	Pins	Packages	Peripherals																	Analog			Security								
SAME51J19	512	192				CAN-FD	SERCOM	TC/Compare	TCC (24-bit/16-bit)	I2S	USB	QSPI	SDHC	DMA Channels	PCC (data size)	CCL	Position Decoder	RTC	Frequency Measurement	Event System (Channels)	External Interrupt Lines	I/O Pins	ADC (Channels ADC0/ADC1)	Analog Comparators (Channels)	DAC (Channels)	PTC (Mutual/Self-capacitance Channels)	Temperature Sensor	AES	TRNG	Public Key Cryptography (PUKCC)	Integrity Check Monitor	Tamper Pins	
SAME51J18	256	128																															


Related Links

[6.2.6 SERCOM I2C Configurations](#)

[6.2.9 GPIO Clusters](#)

2. Ordering Information

Figure 2-1. Composition of the Ordering Numbers⁽¹⁾




Note:

1. Not all combinations are valid. The available device part numbers are listed in [Configuration Summary](#).
2. Devices in the WLCSP package include a factory programmed Bootloader. Please contact your local Microchip sales office for more information.

3. Block Diagram

The actual configuration may vary with device memory and number of pins. Refer to the Configuration Summary for details.

3.1 SAM D5x/E5x Block Diagram



Note:


1. Some products have different number of SERCOM instances, Timer/Counter instances, PTC signals and ADC signals.
2. The block diagram is representing SAM E54P. Refer to the Configuration Summary for the configuration of a given device.

Related Links

- [1. Configuration Summary](#)

4. Pinout

4.1 Pin Count 48 (G)



4.2 Pin Count 64 (J)

Figure 4-1. 64-Pin TQFP and QFN Package





Figure 4-2. 64-Pin WLCSP Package



Top View

- DIGITAL PIN
- ANALOG PIN
- OSCILLATOR / DIGITAL PIN
- GROUND
- INPUT SUPPLY
- REGULATED INPUT/OUTPUT SUPPLY
- RESET PIN

4.3 Pin Count 100 (N)

