



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts,Customers Priority,Honest Operation,and Considerate Service",our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





SAM L10/L11 Family

Ultra Low-Power, 32-bit Cortex-M23 MCUs with TrustZone, Crypto, and Enhanced PTC

Features

- **Operating Conditions:** 1.62V to 3.63V, -40°C to +125°C, DC to 32 MHz
- **Core:** 32 MHz (2.62 CoreMark/MHz and up to 31 DMIPS) ARM® Cortex®-M23 with:
 - Single-cycle hardware multiplier
 - Hardware divider
 - Nested Vector Interrupt Controller (NVIC)
 - Memory Protection Unit (MPU)
 - Stack Limit Checking
 - TrustZone® for ARMv8-M (optional)
- **System**
 - Power-on Reset (POR) and programmable Brown-out Detection (BOD)
 - 8-channel Direct Memory Access Controller (DMAC)
 - 8-channel event system for Inter-peripheral Core-independent Operation
 - CRC-32 generator
- **Memory**
 - 64/32/16 KB Flash
 - 16/8/4 KB SRAM
 - 2 KB Data Flash Write-While-Read (WWR) section for non-volatile data storage
 - 256 bytes TrustRAM with physical protection features
- **Clock Management**
 - Flexible clock distribution optimized for low power
 - 32.768 kHz crystal oscillator
 - 32.768 kHz ultra low-power internal RC oscillator
 - 0.4 to 32 MHz crystal oscillator
 - 16/12/8/4 MHz low-power internal RC oscillator
 - Ultra low-power digital Frequency-Locked Loop (DFLLULP)
 - 48-96 MHz fractional digital Phase-Locked Loop (FDPLL96M)
 - One frequency meter
- **Low Power and Power Management**
 - Active, Idle, Standby with partial or full SRAM retention and off sleep modes:
 - Active mode (< 25 µA/MHz)
 - Idle mode (< 10 µA/MHz) with 1.5 µs wake-up time

- Standby with Full SRAM Retention (0.5 μ A) with 5.3 μ s wake-up time
- Off mode (< 100 nA)
- Static and dynamic power gating architecture
- Sleepwalking peripherals
- Two performance levels
- Embedded Buck/LDO regulator with on-the-fly selection
- **Security**
 - Up to four tamper pins for static and dynamic intrusion detections
 - Data Flash
 - Optimized for secrets storage
 - Data Scrambling with user-defined key (optional)
 - Rapid Tamper erase on scrambling key and on one user-defined row
 - Silent access for side channel attack resistance
 - TrustRAM
 - Address and Data scrambling with user-defined key
 - Chip-level tamper detection on physical RAM to resist microprobing attacks
 - Rapid Tamper Erase on scrambling key and RAM data
 - Silent access for side channel attack resistance
 - Data remanence prevention
 - Peripherals
 - One True Random Generator (TRNG)
 - AES-128, SHA-256, and GCM cryptography accelerators (optional)
 - Secure pin multiplexing to isolate on dedicated I/O pins a secured communication with external devices from the non-secure application (optional)
 - TrustZone for flexible hardware isolation of memories and peripherals (optional)
 - Up to six regions for the Flash
 - Up to two regions for the Data Flash
 - Up to two regions for the SRAM
 - Individual security attribution for each peripheral, I/O, external interrupt line, and Event System Channel
 - Secure Boot with SHA-based authentication (optional)
 - Up to three debug access levels
 - Up to three Chip Erase commands to erase part of or the entire embedded memories
 - Unique 128-bit serial number
- **Advanced Analog and Touch**
 - One 12-bit 1 Msps Analog-to-Digital Converter (ADC) with up to 10 channels
 - Two Analog Comparators (AC) with window compare function
 - One 10-bit 350 kSPS Digital-to-Analog Converter (DAC) with external and internal outputs
 - Three Operational Amplifiers (OPAMP)
 - One enhanced Peripheral Touch Controller (PTC):
 - Up to 20 self-capacitance channels
 - Up to 100 (10 x 10) mutual-capacitance channels
 - Low-power, high-sensitivity, environmentally robust capacitive touch buttons, sliders, and wheels

- Hardware noise filtering and noise signal desynchronization for high conducted immunity
- Driven Shield Plus for better noise immunity and moisture tolerance
- Parallel Acquisition through Polarity control
- Supports wake-up on touch from Standby Sleep mode
- **Communication Interfaces**
 - Up to three Serial Communication Interfaces (SERCOM) that can operate as:
 - USART with full-duplex and single-wire half-duplex configuration
 - I²C up to 3.4 Mbit/s (High-Speed mode) on one instance and up to 1 Mbit/s (Fast-mode Plus) on the second instance
 - Serial Peripheral Interface (SPI)
 - ISO7816 on one instance
 - RS-485 on one instance
 - LIN Slave on one instance
- **Timers/Output Compare/Input Capture**
 - Three 16-bit Timers/Counters (TC), each configurable as:
 - One 16-bit TC with two compare/capture channels
 - One 8-bit TC with two compare/capture channels
 - One 32-bit TC with two compare/capture channels, by using two TCs
 - 32-bit Real-Time Counter (RTC) with clock/calendar functions
 - Watchdog Timer (WDT) with Window mode
- **Input/Output (I/O)**
 - Up to 25 programmable I/O lines
 - Eight external interrupts (EIC)
 - One non-maskable interrupt (NMI)
 - One Configurable Custom Logic (CCL) that supports:
 - Combinatorial logic functions, such as AND, NAND, OR, and NOR
 - Sequential logic functions, such as Flip-Flop and Latches
- **Qualification and Class-B Support**
 - AEC-Q100 REVH (Grade 1 [-40°C to +125°C]) (planned)
 - Class-B safety library, IEC 60730 (future)
- **Debugger Development Support**
 - Two-pin Serial Wire Debug (SWD) programming and debugging interface
- **Packages**

Type	VQFN		TQFP	SSOP	WLCSP ⁽¹⁾
Pin Count	24	32	32	24	32
I/O Pins (up to)	17	25	25	17	25
Contact/Lead Pitch	0.5 mm	0.5 mm	0.8 mm	0.65 mm	0.4 mm
Dimensions	4x4x0.9 mm	5x5x1 mm	7x7x1.2 mm	8.2x5.3x2.0 mm	2.79x2.79x0.482 mm

Note:

1. Contact local sales for availability.

Table of Contents

Features.....	1
1. Configuration Summary.....	14
2. Ordering Information.....	16
3. Block Diagram.....	17
4. Pinouts.....	18
4.1. Multiplexed Signals.....	19
4.2. Oscillators Pinout.....	21
4.3. Serial Wire Debug Interface Pinout.....	21
4.4. SERCOM Configurations.....	22
4.5. General Purpose I/O (GPIO) Clusters.....	23
5. Signal Descriptions List	24
6. Power Considerations.....	26
6.1. Power Supplies.....	26
6.2. Power Supply Constraints.....	26
6.3. Power-On Reset and Brown-Out Detectors.....	27
6.4. Voltage Regulator.....	27
6.5. Typical Powering Schematic.....	27
7. Analog Peripherals Considerations.....	29
7.1. Reference Voltages.....	30
7.2. Analog On Demand Feature.....	30
8. Device Startup.....	32
8.1. Clocks Startup.....	32
8.2. Initial Instructions Fetching.....	32
8.3. I/O Pins.....	32
8.4. Performance Level Overview.....	32
9. Product Mapping.....	34
10. Memories.....	36
10.1. Embedded Memories.....	36
10.2. NVM Rows.....	38
10.3. Serial Number.....	44
11. Processor and Architecture.....	45
11.1. Cortex-M23 Processor.....	45
11.2. Nested Vector Interrupt Controller.....	47
11.3. High-Speed Bus System.....	50

11.4. SRAM Quality of Service.....	52
12. Peripherals Configuration Summary.....	54
13. SAM L11 Security Features.....	57
13.1. Features.....	57
13.2. ARM TrustZone Technology for ARMv8-M.....	58
13.3. Crypto Acceleration.....	69
13.4. True Random Number Generator (TRNG).....	72
13.5. Secure Boot.....	72
13.6. Secure Pin Multiplexing on SERCOM.....	72
13.7. Data Flash	72
13.8. TrustRAM (TRAM).....	72
14. Boot ROM.....	73
14.1. Features.....	73
14.2. Block Diagram.....	74
14.3. Product Dependencies.....	74
14.4. Functional Description.....	74
15. PAC - Peripheral Access Controller.....	96
15.1. Overview.....	96
15.2. Features.....	96
15.3. Block Diagram.....	96
15.4. Product Dependencies.....	96
15.5. Functional Description.....	98
15.6. Register Summary.....	102
15.7. Register Description.....	103
16. DSU - Device Service Unit.....	127
16.1. Overview.....	127
16.2. Features.....	127
16.3. Block Diagram.....	128
16.4. Signal Description.....	128
16.5. Product Dependencies.....	128
16.6. Debug Operation.....	130
16.7. Programming.....	131
16.8. Security Enforcement.....	132
16.9. Device Identification.....	134
16.10. Functional Description.....	135
16.11. Register Summary.....	141
16.12. Register Description.....	143
17. Clock System.....	172
17.1. Clock Distribution.....	172
17.2. Synchronous and Asynchronous Clocks.....	173
17.3. Register Synchronization.....	174
17.4. Enabling a Peripheral.....	177

17.5. On Demand Clock Requests.....	177
17.6. Power Consumption vs. Speed.....	178
17.7. Clocks after Reset.....	178
18. GCLK - Generic Clock Controller.....	179
18.1. Overview.....	179
18.2. Features.....	179
18.3. Block Diagram.....	179
18.4. Signal Description.....	180
18.5. Product Dependencies.....	180
18.6. Functional Description.....	181
18.7. Register Summary.....	187
18.8. Register Description.....	189
19. MCLK – Main Clock.....	199
19.1. Overview.....	199
19.2. Features.....	199
19.3. Block Diagram.....	199
19.4. Signal Description.....	199
19.5. Product Dependencies.....	199
19.6. Functional Description.....	201
19.7. Register Summary.....	206
19.8. Register Description.....	206
20. FREQM – Frequency Meter.....	222
20.1. Overview.....	222
20.2. Features.....	222
20.3. Block Diagram.....	222
20.4. Signal Description.....	222
20.5. Product Dependencies.....	222
20.6. Functional Description.....	224
20.7. Register Summary.....	227
20.8. Register Description.....	227
21. RSTC – Reset Controller.....	237
21.1. Overview.....	237
21.2. Features.....	237
21.3. Block Diagram.....	237
21.4. Signal Description.....	237
21.5. Product Dependencies.....	237
21.6. Functional Description.....	239
21.7. Register Summary.....	241
21.8. Register Description.....	241
22. PM – Power Manager.....	243
22.1. Overview.....	243
22.2. Features.....	243
22.3. Block Diagram.....	244

22.4. Signal Description.....	244
22.5. Product Dependencies.....	244
22.6. Functional Description.....	245
22.7. Register Summary.....	263
22.8. Register Description.....	263
23. OSCCTRL – Oscillators Controller.....	271
23.1. Overview.....	271
23.2. Features.....	271
23.3. Block Diagram.....	272
23.4. Signal Description.....	272
23.5. Product Dependencies.....	272
23.6. Functional Description.....	274
23.7. Register Summary.....	285
23.8. Register Description.....	286
24. OSC32KCTRL – 32KHz Oscillators Controller.....	319
24.1. Overview.....	319
24.2. Features.....	319
24.3. Block Diagram.....	320
24.4. Signal Description.....	320
24.5. Product Dependencies.....	320
24.6. Functional Description.....	322
24.7. Register Summary.....	327
24.8. Register Description.....	327
25. SUPC – Supply Controller.....	339
25.1. Overview.....	339
25.2. Features.....	339
25.3. Block Diagram.....	340
25.4. Signal Description.....	340
25.5. Product Dependencies.....	340
25.6. Functional Description.....	341
25.7. Register Summary.....	348
25.8. Register Description.....	349
26. WDT – Watchdog Timer.....	366
26.1. Overview.....	366
26.2. Features.....	366
26.3. Block Diagram.....	367
26.4. Signal Description.....	367
26.5. Product Dependencies.....	367
26.6. Functional Description.....	368
26.7. Register Summary.....	374
26.8. Register Description.....	374
27. RTC – Real-Time Counter.....	386
27.1. Overview.....	386

27.2. Features.....	386
27.3. Block Diagram.....	387
27.4. Signal Description.....	388
27.5. Product Dependencies.....	388
27.6. Functional Description.....	390
27.7. Register Summary - Mode 0 - 32-Bit Counter.....	402
27.8. Register Description - Mode 0 - 32-Bit Counter.....	403
27.9. Register Summary - Mode 1 - 16-Bit Counter.....	426
27.10. Register Description - Mode 1 - 16-Bit Counter.....	427
27.11. Register Summary - Mode 2 - Clock/Calendar.....	450
27.12. Register Description - Mode 2 - Clock/Calendar.....	451
28. DMAC – Direct Memory Access Controller.....	476
28.1. Overview.....	476
28.2. Features.....	476
28.3. Block Diagram.....	478
28.4. Signal Description.....	478
28.5. Product Dependencies.....	478
28.6. Functional Description.....	480
28.7. Register Summary.....	500
28.8. Register Description.....	501
28.9. Register Summary - SRAM.....	532
28.10. Register Description - SRAM.....	532
29. EIC – External Interrupt Controller.....	540
29.1. Overview.....	540
29.2. Features.....	540
29.3. Block Diagram.....	540
29.4. Signal Description.....	541
29.5. Product Dependencies.....	541
29.6. Functional Description.....	543
29.7. Register Summary.....	550
29.8. Register Description.....	551
30. NVMCTRL – Nonvolatile Memory Controller.....	572
30.1. Overview.....	572
30.2. Features.....	572
30.3. Block Diagram.....	573
30.4. Signal Description.....	573
30.5. Product Dependencies.....	573
30.6. Functional Description.....	575
30.7. Register Summary.....	586
30.8. Register Description.....	587
31. TRAM - TrustRAM.....	614
31.1. Overview.....	614
31.2. Features.....	614
31.3. Block Diagram.....	614

31.4. Signal Description.....	614
31.5. Product Dependencies.....	615
31.6. Functional Description.....	616
31.7. Register Summary.....	620
31.8. Register Description.....	626
32. PORT - I/O Pin Controller.....	638
32.1. Overview.....	638
32.2. Features.....	638
32.3. Block Diagram.....	639
32.4. Signal Description.....	639
32.5. Product Dependencies.....	639
32.6. Functional Description.....	641
32.7. Register Summary.....	648
32.8. Register Description.....	650
33. EVSYS – Event System.....	685
33.1. Overview.....	685
33.2. Features.....	685
33.3. Block Diagram.....	686
33.4. Product Dependencies.....	686
33.5. Functional Description.....	688
33.6. Register Summary.....	695
33.7. Register Description.....	698
34. SERCOM – Serial Communication Interface.....	724
34.1. Overview.....	724
34.2. Features.....	724
34.3. Block Diagram.....	725
34.4. Signal Description.....	725
34.5. Product Dependencies.....	725
34.6. Functional Description.....	727
35. SERCOM USART - SERCOM Synchronous and Asynchronous Receiver and Transmitter.....	733
35.1. Overview.....	733
35.2. USART Features.....	733
35.3. Block Diagram.....	734
35.4. Signal Description.....	734
35.5. Product Dependencies.....	734
35.6. Functional Description.....	736
35.7. Register Summary.....	751
35.8. Register Description.....	752
36. SERCOM SPI – SERCOM Serial Peripheral Interface.....	778
36.1. Overview.....	778
36.2. Features.....	778
36.3. Block Diagram.....	779

36.4. Signal Description.....	779
36.5. Product Dependencies.....	779
36.6. Functional Description.....	781
36.7. Register Summary.....	790
36.8. Register Description.....	791
37. SERCOM I²C – SERCOM Inter-Integrated Circuit.....	811
37.1. Overview.....	811
37.2. Features.....	811
37.3. Block Diagram.....	812
37.4. Signal Description.....	812
37.5. Product Dependencies.....	812
37.6. Functional Description.....	814
37.7. Register Summary - I2C Slave.....	833
37.8. Register Description - I ² C Slave.....	833
37.9. Register Summary - I2C Master.....	851
37.10. Register Description - I ² C Master.....	852
38. TC – Timer/Counter.....	873
38.1. Overview.....	873
38.2. Features.....	873
38.3. Block Diagram.....	874
38.4. Signal Description.....	874
38.5. Product Dependencies.....	875
38.6. Functional Description.....	876
38.7. Register Description.....	891
39. TRNG – True Random Number Generator.....	965
39.1. Overview.....	965
39.2. Features.....	965
39.3. Block Diagram.....	965
39.4. Signal Description.....	965
39.5. Product Dependencies.....	965
39.6. Functional Description.....	967
39.7. Register Summary.....	969
39.8. Register Description.....	969
40. CCL – Configurable Custom Logic.....	977
40.1. Overview.....	977
40.2. Features.....	977
40.3. Block Diagram.....	978
40.4. Signal Description.....	978
40.5. Product Dependencies.....	978
40.6. Functional Description.....	980
40.7. Register Summary.....	990
40.8. Register Description.....	990
41. ADC – Analog-to-Digital Converter.....	995

41.1. Overview.....	995
41.2. Features.....	995
41.3. Block Diagram.....	996
41.4. Signal Description.....	996
41.5. Product Dependencies.....	996
41.6. Functional Description.....	998
41.7. Register Summary.....	1011
41.8. Register Description.....	1012
42. AC – Analog Comparators.....	1040
42.1. Overview.....	1040
42.2. Features.....	1040
42.3. Block Diagram.....	1041
42.4. Signal Description.....	1041
42.5. Product Dependencies.....	1041
42.6. Functional Description.....	1043
42.7. Register Summary.....	1053
42.8. Register Description.....	1053
43. DAC – Digital-to-Analog Converter.....	1071
43.1. Overview.....	1071
43.2. Features.....	1071
43.3. Block Diagram.....	1071
43.4. Signal Description.....	1071
43.5. Product Dependencies.....	1071
43.6. Functional Description.....	1073
43.7. Register Summary.....	1078
43.8. Register Description.....	1078
44. OPAMP – Operational Amplifier Controller.....	1093
44.1. Overview.....	1093
44.2. Features.....	1093
44.3. Block Diagram.....	1094
44.4. Signal Description.....	1094
44.5. Product Dependencies.....	1095
44.6. Functional Description.....	1097
44.7. Register Summary.....	1111
44.8. Register Description.....	1111
45. PTC - Peripheral Touch Controller.....	1120
45.1. Overview.....	1120
45.2. Features.....	1120
45.3. Block Diagram.....	1121
45.4. Signal Description.....	1122
45.5. System Dependencies.....	1122
45.6. Functional Description.....	1124
46. Electrical Characteristics	1125

46.1. Disclaimer.....	1125
46.2. Thermal Considerations.....	1125
46.3. Absolute Maximum Ratings.....	1126
46.4. General Operating Ratings.....	1126
46.5. Supply Characteristics.....	1127
46.6. Maximum Clock Frequencies.....	1127
46.7. Power Consumption.....	1129
46.8. Wake-Up Time.....	1133
46.9. I/O Pin Characteristics.....	1134
46.10. Injection Current.....	1135
46.11. Analog Characteristics.....	1136
46.12. NVM Characteristics.....	1152
46.13. Oscillators Characteristics.....	1153
46.14. Timing Characteristics.....	1160
47. 125°C Electrical Characteristics.....	1166
47.1. Disclaimer.....	1166
47.2. General Operating Ratings.....	1166
47.3. Power Consumption.....	1166
47.4. Analog Characteristics.....	1170
47.5. Oscillators Characteristics.....	1183
47.6. Timing Characteristics.....	1186
48. AC and DC Characteristics Graphs.....	1192
48.1. Typical Power Consumption over Temperature in Sleep Modes - 85°C.....	1192
48.2. Typical Power Consumption over Temperature in Sleep Modes - 125°C.....	1194
49. Packaging Information.....	1196
49.1. Package Marking Information.....	1196
49.2. Package Drawings.....	1197
49.3. Soldering Profile.....	1204
50. Schematic Checklist.....	1205
50.1. Introduction.....	1205
50.2. Power Supply.....	1205
50.3. External Analog Reference Connections.....	1207
50.4. External Reset Circuit.....	1209
50.5. Unused or Unconnected Pins.....	1210
50.6. Clocks and Crystal Oscillators.....	1210
50.7. Programming and Debug Ports.....	1212
50.8. Peripherals Considerations.....	1215
51. Conventions.....	1216
51.1. Numerical Notation.....	1216
51.2. Memory Size and Type.....	1216
51.3. Frequency and Time.....	1216
51.4. Registers and Bits.....	1217

52. Acronyms and Abbreviations.....	1218
53. Datasheet Revision History.....	1221
53.1. Rev A - 09/2017.....	1221
53.2. Rev B - 6/2018.....	1221
The Microchip Web Site.....	1222
Customer Change Notification Service.....	1222
Customer Support.....	1222
Product Identification System.....	1223
Microchip Devices Code Protection Feature.....	1223
Legal Notice.....	1223
Trademarks.....	1224
Quality Management System Certified by DNV.....	1224
Worldwide Sales and Service.....	1226

SAM L10/L11 Family

Configuration Summary

1. Configuration Summary

Table 1-1. SAM L10/L11 Device-specific Features

Device	Flash + Data Flash Memory (KB)	SRAM (KB)	Pins	SERCOM	ADC Channels	Analog Comparators Inputs	PTC Self-capacitance/ Mutual-capacitance Channels	I/O Pins	Tamper Pins	Packages
SAML10D14	16+2	4	24	2	5	2	16/64	17	3	VQFN, SSOP
SAML10D15	32+2	8								
SAML10D16	64+2	16								
SAML10E14	16+2	4	32	3	10	4	20/100	25	4	VQFN, TQFP, WLCSP
SAML10E15	32+2	8								
SAML10E16	64+2	16								
SAML11D14	16+2	8	24	2	5	2	16/64	17	3	VQFN, SSOP
SAML11D15	32+2	8								
SAML11D16	64+2	16								
SAML11E14	16+2	8	32	3	10	4	20/100	25	4	VQFN, TQFP, WLCSP
SAML11E15	32+2	8								
SAML11E16	64+2	16								

Table 1-2. SAM L10/L11 Family Features


Feature	SAM L10 Family	SAM L11 Family
MPU	1	2
TrustZone for ARMv8-M	No	Yes
Secure Boot	No	Yes
TrustRAM (Bytes)	256	256
DMA Channels	8	8
Data Scrambling	TrustRAM	TrustRAM, Data Flash
Event System Channels	8	8
External Interrupt Lines/NMI	8/1	8/1
Brown-out Detection	VDDIO and VDDCORE	VDDIO and VDDCORE
Secure Pin Multiplexing (on SERCOM)	No	Yes
TC/Compare	3	3
RTC	1	1
Watchdog	1	1
DAC Channels	1	1
OPAMP	3	3
CCL Look-up Tables	2	2
Frequency Meter	1	1
Crypto Accelerators	No	Yes
TRNG	Yes	Yes

SAM L10/L11 Family

Configuration Summary

Feature	SAM L10 Family	SAM L11 Family
CRC	Yes	Yes
Debug Access Levels (DAL)	2	3

2. Ordering Information




Note:

1. Devices in the WLCSP package include a factory programmed bootloader. Contact your local Microchip sales office for more information.
2. Devices can be factory programmed with securely key provisioned software. Contact your local Microchip sales office for more information.

3. Block Diagram

Figure 3-1. SAM L10/L11 Block Diagram



Note: Number of SERCOM instances, PTC/ADC channels, Tamper input pins, and Analog Compare inputs differ on the packages pinout.

4. Pinouts

Figure 4-1. SAM L10/L11 24-pin VQFN Pinout




Figure 4-2. SAM L10/L11 24-pin SSOP Pinout




Figure 4-3. SAM L10/L11 32-pin VQFN and TQFP Pinout





Figure 4-4. SAM L10/L11 32-pin WLCSP Pinout



4.1 Multiplexed Signals

Each pin is controlled by the I/O Pin Controller (PORT) as a general purpose I/O and alternatively can be assigned to one of the peripheral functions: A, B, C, D, E, G, H, or I.

The following table describes the peripheral signals multiplexed to the PORT I/O pins.

The column “Reset State” indicates the reset state of the line with mnemonics:

- “I/O” or “Function” indicates whether the I/O pin resets in I/O mode or in peripheral function mode.
- “I” / “O” / “Hi-Z” indicates whether the I/O is configured as an input, output or is tri-stated.
- “PU” / “PD” indicates whether pullup, pulldown or nothing is enabled.

Table 4-1. Pinout Multiplexing

Pin				Pin Name	Supply	A							B ⁽¹⁾		C ⁽²⁾⁽³⁾	D ⁽²⁾⁽³⁾	E	G	H	I	Reset State
SSOP2 4	VQFN2 4	WLCSP 32	TQFP32 / VQFN3 2			EIC	REF	ADC	AC	PTC	DAC	OPAMP	SERCO M	SERCO M ALTER NATIVE	TC	RTC/ Debug	AC/ GCLK	CCL			
5	2	A2	1	PA00 / XIN32	VDDAN A	EXTIN T[0]			XY[0]		OA1NE G		SERCO M1/ PAD[0]	TC2/ WO[0]					I/O, Hi-Z		
6	3	A3	2	PA01 / XOUT3 2	VDDAN A	EXTIN T[1]			XY[1]		OA1PO S		SERCO M1/ PAD[1]	TC2/ WO[1]					I/O, Hi-Z		
7	4	A4	3	PA02	VDDAN A	EXTIN T[2]		AIN[0]	XY[2]	VOUT	OA0NE G		SERCO M0/ PAD[2]						I/O, Hi-Z		
8	5	B3	4	PA03	VDDAN A	EXTIN T[3]	VREFA	AIN[1]	XY[3]		OA2NE G		SERCO M0/ PAD[3]						I/O, Hi-Z		
9	6	B4	5	PA04	VDDAN A	EXTIN T[4]	VREFB	AIN[2]	AIN[0]		OA2OU T		SERCO M0/ PAD[0]	TC0/ WO[0]				IN[0]	I/O, Hi-Z		
10	7	A5	6	PA05	VDDAN A	EXTIN T[5]		AIN[3]	AIN[1]	XY[4]	OA2PO S		SERCO M0/ PAD[1]	TC0/ WO[1]				IN[1]	I/O, Hi-Z		

SAM L10/L11 Family

Pinouts

Pin				Pin Name	Supply	A							B(1)		C(2)(3)	D(2)(3)	E	G	H	I	Reset State
SSOP2 4	VQFN2 4	WLCSP 32	TQFP32 / VQFN3 2			EIC	REF	ADC	AC	PTC	DAC	OPAMP	SERCO M	SERCO M ALTER NATIVE	TC	RTC/ Debug	AC/ GCLK	CCL			
		C4	7	PA06	VDDAN A	EXTIN T[6]		AIN[4]	AIN[2]	XY[5]		OA0PO S	SERCO M0/ PAD[2]	TC1/ WO[0]				IN[2]	I/O, Hi-Z		
		B5	8	PA07	VDDAN A	EXTIN T[7]		AIN[5]	AIN[3]			OA0OU T	SERCO M0/ PAD[3]	TC1/ WO[1]				OUT[0]	I/O, Hi-Z		
11	8	B6	9	VDDAN A															-		
12	9	C6	10	GNDAN A															-		
13	10	D4	11	PA08	VDDIO	NMI		AIN[6]		XY[6]		SERCO M1/ PAD[0]	SERCO M2/ PAD[0]		RTC/ IN[0]			IN[3]	I/O, Hi-Z		
		D6	12	PA09	VDDIO	EXTIN T[0]		AIN[7]		XY[7]		SERCO M1/ PAD[1]	SERCO M2/ PAD[1]		RTC/ IN[1]			IN[4]	I/O, Hi-Z		
		C5	13	PA10	VDDIO	EXTIN T[1]		AIN[8]		XY[8]		SERCO M1/ PAD[2]	SERCO M2/ PAD[2]			GCLK_I O[4]		IN[5]	I/O, Hi-Z		
		D5	14	PA11	VDDIO	EXTIN T[2]		AIN[9]		XY[9]		SERCO M1/ PAD[3]	SERCO M2/ PAD[3]			GCLK_I O[3]		OUT[1]	I/O, Hi-Z		
14	11	E6	15	PA14 / XOSC	VDDIO	EXTIN T[3]				XY[10]		SERCO M2/ PAD[2]	SERCO M0/ PAD[2]	TC0/ WO[0]		GCLK_I O[0]			I/O, Hi-Z		
15	12	E5	16	PA15 / XOUT	VDDIO	EXTIN T[4]				XY[11]		SERCO M2/ PAD[3]	SERCO M0/ PAD[3]	TC0/ WO[1]		GCLK_I O[1]			I/O, Hi-Z		
16	13	D3	17	PA16 ⁽⁴⁾	VDDIO	EXTIN T[5]				XY[12]		SERCO M1/ PAD[0]	SERCO M0/ PAD[0]		RTC/ IN[2]	GCLK_I O[2]		IN[0]	I/O, Hi-Z		
17	14	F5	18	PA17 ⁽⁴⁾	VDDIO	EXTIN T[6]				XY[13]		SERCO M1/ PAD[1]	SERCO M0/ PAD[1]		RTC/ IN[3]	GCLK_I O[3]		IN[1]	I/O, Hi-Z		
18	15	E4	19	PA18	VDDIO	EXTIN T[7]				XY[14]		SERCO M1/ PAD[2]	SERCO M0/ PAD[2]	TC2/ WO[0]	RTC/ OUT[0]	AC/ CMP[0]		IN[2]	I/O, Hi-Z		
19	16	E3	20	PA19	VDDIO	EXTIN T[0]				XY[15]		SERCO M1/ PAD[3]	SERCO M0/ PAD[3]	TC2/ WO[1]	RTC/ OUT[1]	AC/ CMP[1]		OUT[0]	I/O, Hi-Z		
20	17	F4	21	PA22 ⁽⁴⁾	VDDIO	EXTIN T[1]				XY[16]		SERCO M0/ PAD[0]	SERCO M2/ PAD[0]	TC0/ WO[0]	RTC/ OUT[2]	GCLK_I O[2]			I/O, Hi-Z		
21	18	F3	22	PA23 ⁽⁴⁾	VDDIO	EXTIN T[2]				XY[17]		SERCO M0/ PAD[1]	SERCO M2/ PAD[1]	TC0/ WO[1]	RTC/ OUT[3]	GCLK_I O[1]			I/O, Hi-Z		
		F2	23	PA24	VDDIO	EXTIN T[3]						SERCO M0/ PAD[2]	SERCO M2/ PAD[2]	TC1/ WO[0]					I/O, Hi-Z		
		E2	24	PA25	VDDIO	EXTIN T[4]						SERCO M0/ PAD[3]	SERCO M2/ PAD[3]	TC1/ WO[1]					I/O, Hi-Z		
		D2	25	PA27	VDDIO	EXTIN T[5]										GCLK_I O[0]			I/O, Hi-Z		
22	19	C2	26	RESET	VDDIO														I, PU		
23	20	E1	27	VDDCO RE															-		
24	21	D1	28	GND															-		
1	22	C1	29	VDDOU T															-		
2	23	B1	30	VDDIO															-		

Pin				Pin Name	Supply	A							B ⁽¹⁾				C ⁽²⁾⁽³⁾	D ⁽²⁾⁽³⁾	E	G	H	I	Reset State
SSOP2 4	VQFN2 4	WLCSP 32	TQFP32 / VQFN3 2			EIC	REF	ADC	AC	PTC	DAC	OPAMP	SERCOM	SERCOM ALTER NATIVE	TC	RTC/ Debug	AC/ GCLK	CCL					
3	24	B2	31	PA30 / SWCLK	VDDIO	EXTINT[6]			XY[18]				SERCOM1/ PAD[2]	TC1/ WO[0]	SWCLK	GCLK_1 O[0]	IN[3]	SWCLK , I, PU					
4	1	C3	32	PA31 / SWDIO ⁽⁴⁾	VDDIO	EXTINT[7]			XY[19]				SERCOM1/ PAD[3]	TC1/ WO[1]			OUT[1]	I/O, HI-Z					

1. All analog pin functions are on the peripheral function B. The peripheral function B must be selected to disable the digital control of the pin.
2. Refer to SERCOM Configurations to get the list of the supported features for each SERCOM instance.
3. 24-pin packages only have two SERCOM instances: SERCOM0 and SERCOM1.
4. The following pins are High Sink pins and have different properties than standard pins: PA16, PA17, PA22, PA23 and PA31.

4.2 Oscillators Pinout

The oscillators are not mapped to the I/O Pin Controller (PORT) functions and their multiplexing is controlled by the Oscillators Controller (OSCCTRL) and 32 kHz Oscillators Controller (OSC32KCTRL) registers.

Table 4-2. Oscillator Pinout

Oscillator	Supply	Signal	I/O pin
XOSC	VDDIO	XIN	PA14
		XOUT	PA15
XOSC32K	VDDANA	XIN32	PA00
		XOUT32	PA01

To improve the cycle-to-cycle jitter of the XOSC32 oscillator, it is recommended to keep the neighboring pins of XIN32 and the following pins of XOUT32 as static as possible:

Table 4-3. XOSC32 Jitter Minimization

Package Pin Count	Static Signal Recommended
32	PA02, PA03
24	PA02, PA03

4.3 Serial Wire Debug Interface Pinout

The SWCLK pin is by default assigned to the SWCLK peripheral function G to allow debugger probe detection.

A debugger probe detection (cold-plugging or hot-plugging) will automatically switch the SWDIO I/O pin to the SWDIO function, as long as the SWCLK peripheral function is selected.

Table 4-4. Serial Wire Debug Interface Pinout

Signal	Supply	I/O pin
SWCLK	VDDIO	PA30
SWDIO	VDDIO	PA31

4.4 SERCOM Configurations

The following table lists the supported features for each SERCOM instance:

Table 4-5. SERCOM Features Summary

Protocol	SERCOM Instance		
	SERCOM0	SERCOM1	SERCOM2
SPI	Yes	Yes	Yes
I ² C (1)	Yes High-speed mode (≤ 3,4 Mbit/s)	Yes Fast plus Mode (≤ 1 Mbit/s)	No
USART	Yes including: Hardware Handshaking IrDA	Yes including: Hardware Handshaking IrDA	Yes including: Hardware Handshaking IrDA RS-485 Auto-baud mode LIN Slave ISO7816
USART/SPI Receive Buffer Size	Two-level	Four-level	Two-level
Secure Pin Multiplexing (SAM L11 only)	No	Yes	No

Note:

- I²C is not supported on all SERCOM pins. Refer to the SERCOM I²C Pins table for more details.

4.4.1 SERCOM I²C Pins

The following table lists the SERCOM pins which support I²C:

Table 4-6. SERCOM I²C Pins

Pin Name	SERCOM0 I ² C Pad Name	SERCOM1 I ² C Pad Name
PA16	SERCOM0/PAD[0]	SERCOM1/PAD[0]
PA17	SERCOM0/PAD[1]	SERCOM1/PAD[1]
PA22	SERCOM0/PAD[0]	N/A
PA23	SERCOM0/PAD[1]	N/A

4.4.2 Secure Pin Multiplexing (on SERCOM) Pins

The Secure Pin Multiplexing feature can be used on dedicated SERCOM I/O pins to isolate a secure communication with external devices from the non-secure application.

Refer to [13.6 Secure Pin Multiplexing on SERCOM](#) for more details.

The following table lists the SERCOM pins that support the Secure Pin Multiplexing feature:

Table 4-7. Secure Pin Multiplexing on SERCOM Pins

Pin Name	Secure Pin Multiplexing Pad Name
PA16	SERCOM1/PAD[0]
PA17	SERCOM1/PAD[1]
PA18	SERCOM1/PAD[2]
PA19	SERCOM1/PAD[3]

4.5 General Purpose I/O (GPIO) Clusters

Table 4-8. GPIO Clusters

Package	Cluster	GPIO	Supply Pins Connected to the Cluster
32-pin	1	PA00 PA01 PA02 PA03 PA04 PA05 PA06 PA07	V _{DDANA} /GND _{ANA}
	2	PA08 PA09 PA10 PA11 PA14 PA15 PA16 PA17 PA18 PA19 PA22 PA23 PA24 PA25 PA27 PA30 PA31	V _{DDIO} /GND
24-pin	1	PA00 PA01 PA02 PA03 PA04 PA05	V _{DDANA} /GND
	2	PA08 PA14 PA15 PA16 PA17 PA18 PA19 PA22 PA23 PA30 PA31	V _{DDIO} /GND

5. Signal Descriptions List

The following table provides details on signal names classified by peripherals.

Table 5-1. Signal Descriptions List

Signal Name	Function	Type
Generic Clock Generator - GCLK		
GCLK_IO[4:0]	Generators Clock Source (Input) or Generic Clock Signal (Output)	Digital I/O
Oscillators Control - OSCCTRL		
XIN	Crystal Oscillator or External Clock Input	Analog Input (Crystal Oscillator)/Digital Input (External Clock)
XOUT	Crystal Oscillator Output	Analog Output
32 kHz Oscillators Control - OSC32KCTRL		
XIN32	32.768 kHz Crystal Oscillator or External Clock Input	Analog Input (Crystal Oscillator)/Digital Input (External Clock)
XOUT32	32.768 kHz Crystal Oscillator Output	Analog Output
Serial Communication Interface - SERCOMx		
PAD[3:0]	General SERCOM Pins	Digital I/O
Timer Counter - TCx		
WO[1:0]	Capture Inputs or Waveform Outputs	Digital I/O
Real Timer Clock - RTC		
IN[3:0]	Tamper Detection Inputs	Digital Input
OUT[3:0]	Tamper Detection Outputs	Digital Output
Analog Comparators - AC		
AIN[3:0]	AC Comparator Inputs	Analog Input
CMP[1:0]	AC Comparator Outputs	Digital Output
Analog Digital Converter - ADC		
AIN[9:0]	ADC Input Channels	Analog Input
VREFA ⁽¹⁾	ADC External Reference Voltage A	Analog Input
VREFB	ADC External Reference Voltage B	Analog Input
Digital Analog Converter - DAC		
VOUT	DAC Voltage Output	Analog Output
VREFA ⁽¹⁾	DAC External Reference Voltage A	Analog Input
Operational Amplifier - OPAMP		
OA[2:0]NEG	OPAMP Negative Inputs	Analog Input
OA[2:0]POS	OPAMP Positive Inputs	Analog Input
OA0OUT / OA2OUT	OPAMP Outputs	Analog Output
Peripheral Touch Controller - PTC		
XY[19:0]	X-lines and Y-lines	Digital Output (X-line) /Analog I/O (Y-line)
Custom Control Logic - CCL		
IN[5:0]	Inputs to lookup table	Digital Output
OUT[1:0]	Outputs from lookup table	Digital Input

SAM L10/L11 Family

Signal Descriptions List

Signal Name	Function	Type
External Interrupt Controller - EIC		
EXTINT[7:0]	External Interrupts Pins	Digital Input
NMI	Non-Maskable Interrupt Pin	Digital Input
General Purpose I/O - PORT		
PA11-PA00 / PA19-PA14 / PA25-PA22 / PA27 / PA31-PA30	General Purpose I/O Pin in Port A	Digital I/O
Reset Controller - RSTC		
RESET	External Reset Pin (Active Level: LOW)	Digital Input
Debug Service Unit - DSU		
SWCLK	Serial Wire Clock	Digital Input
SWDIO	Serial Wire Bidirectional Data Pin	Digital I/O

1. VREFA is shared between the ADC and DAC peripherals.