



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





SAM E70/S70/V70/V71 Family

32-bit ARM Cortex-M7 MCUs with FPU, Audio and Graphics Interfaces, High-Speed USB, Ethernet, and Advanced Analog

Features

Core

- ARM[®] Cortex[®]-M7 running at up to 300 MHz
- 16 Kbytes of I-Cache and 16 Kbytes of D-Cache with Error Code Correction (ECC)
- Single-precision and double-precision HW Floating Point Unit (FPU)
- Memory Protection Unit (MPU) with 16 zones
- DSP Instructions, Thumb[®]-2 Instruction Set
- Embedded Trace Module (ETM) with instruction trace stream, including Trace Port Interface Unit (TPIU)

Memories

- Up to 2048 Kbytes embedded Flash with unique identifier and user signature for user-defined data
- Up to 384 Kbytes embedded Multi-port SRAM
- Tightly Coupled Memory (TCM)
- 16 Kbytes ROM with embedded Bootloader routines (UART0, USB) and IAP routines
- 16-bit Static Memory Controller (SMC) with support for SRAM, PSRAM, LCD module, NOR and NAND Flash with on-the-fly scrambling
- 16-bit SDRAM Controller (SDRAMC) interfacing up to 256 MB and with on-the-fly scrambling

System

- Embedded voltage regulator for single-supply operation
- Power-on-Reset (POR), Brown-out Detector (BOD) and Dual Watchdog for safe operation
- Quartz or ceramic resonator oscillators: 3 to 20 MHz main oscillator with failure detection, 12 MHz or 16 MHz needed for USB operations. Optional low-power 32.768 kHz for RTC or device clock
- RTC with Gregorian calendar mode, waveform generation in low-power modes
- RTC counter calibration circuitry compensates for 32.768 kHz crystal frequency variations
- 32-bit low-power Real-time Timer (RTT)
- High-precision Main RC oscillator with 12 MHz default frequency.
- 32.768 kHz crystal oscillator or Slow RC oscillator as source of low-power mode device clock (SLCK)
- One 500 MHz PLL for system clock, one 480 MHz PLL for USB high-speed operations
- Temperature Sensor
- One dual-port 24-channel central DMA Controller (XDMAC)

Low-Power Features

- Low-power Sleep, Wait and Backup modes, with typical power consumption down to 1.1 μ A in Backup mode with RTC, RTT and wakeup logic enabled
- Ultra low-power RTC and RTT
- 1 Kbyte of backup RAM (BRAM) with dedicated regulator

Peripherals

- One Ethernet MAC (GMAC) 10/100 Mbps in MII mode and RMI with dedicated DMA. IEEE1588 PTP frames and 802.3az Energy-efficiency support. Ethernet AVB support with IEEE802.1AS Timestamping and IEEE802.1Qav credit-based traffic-shaping hardware support.
- USB 2.0 Device/Mini Host High-speed (USBHS) at 480 Mbps, 4-Kbyte FIFO, up to 10 bidirectional endpoints, dedicated DMA
- 12-bit ITU-R BT. 601/656 Image Sensor Interface (ISI)
- Two master Controller Area Networks (MCAN) with Flexible Data Rate (CAN-FD) with SRAM-based mailboxes, time- and event-triggered transmission
- MediaLB[®] device with 3-wire mode, up to 1024 x Fs speed, supporting MOST25 and MOST50 networks
- Three USARTs. USART0/1/2 support LIN mode, ISO7816, IrDA[®], RS-485, SPI, Manchester and Modem modes; USART1 supports LON mode.
- Five 2-wire UARTs with SleepWalking[™] support
- Three Two-Wire Interfaces (TWIHS) (I²C-compatible) with SleepWalking support
- Quad I/O Serial Peripheral Interface (QSPI) interfacing up to 256 MB Flash and with eExecute-In-Place and on-the-fly scrambling
- Two Serial Peripheral Interfaces (SPI)
- One Serial Synchronous Controller (SSC) with I²S and TDM support
- Two Inter-IC Sound Controllers (I2SC)
- One High-speed Multimedia Card Interface (HSMCI) (SDIO/SD Card/e.MMC)
- Four Three-Channel 16-bit Timer/Counters (TC) with Capture, Waveform, Compare and PWM modes, constant on time. Quadrature decoder logic and 2-bit Gray Up/Down Counter for stepper motor
- Two 4-channel 16-bit PWMs with complementary outputs, Dead Time Generator and eight fault inputs per PWM for motor control, two external triggers to manage power factor correction (PFC), DC-DC and lighting control.
- Two Analog Front-End Controllers (AFEC), each supporting up to 12 channels with differential input mode and programmable gain stage, allowing dual sample-and-hold at up to 1.7 Msps. Offset and gain error correction feature.
- One 2-channel 12-bit 1 Msps-per-channel Digital-to-Analog Controller (DAC) with Differential and Over Sampling modes
- One Analog Comparator Controller (ACC) with flexible input selection, selectable input hysteresis

Cryptography

- True Random Number Generator (TRNG)
- AES: 256-, 192-, 128-bit Key Algorithm, Compliant with FIPS PUB-197 Specifications
- Integrity Check Monitor (ICM). Supports Secure Hash Algorithm SHA1, SHA224 and SHA256.

I/O

- Up to 114 I/O lines with external interrupt capability (edge- or level-sensitivity), debouncing, glitch filtering and On-die Series Resistor Termination
- Five Parallel Input/Output Controllers (PIO)

SAM E70/S70/V70/V71 Family

Voltage

- Single supply voltage from 3.0V to 3.6V for Qualification AEC - Q100 Grade 2 Devices
- Single Supply voltage from 1.7V to 3.6V for Industrial Temperature Devices

Packages

- LQFP144, 144-lead LQFP, 20x20 mm, pitch 0.5 mm
- LFBGA144, 144-ball LFBGA, 10x10 mm, pitch 0.8 mm
- TFBGA144, 144-ball TFBGA, 10x10mm, pitch 0.8 mm
- UFBGA144, 144-ball UFBGA, 6x6 mm, pitch 0.4 mm
- LQFP100, 100-lead LQFP, 14x14 mm, pitch 0.5 mm
- TFBGA100, 100-ball TFBGA, 9x9 mm, pitch 0.8 mm
- VFBGA100, 100-ball VFBGA, 7x7 mm, pitch 0.65 mm
- LQFP64, 64-lead LQFP, 10x10 mm, pitch 0.5 mm
- QFN64, 64-pad QFN 9x9 mm, pitch 0.5 mm, with wettable flanks

Table of Contents

| | |
|-------------------------------------|----|
| Features..... | 1 |
| 1. Configuration Summary..... | 15 |
| 2. Ordering Information..... | 17 |
| 3. Block Diagram..... | 18 |
| 4. Signal Description..... | 22 |
| 5. Automotive Quality Grade..... | 31 |
| 6. Package and Pinout..... | 32 |
| 6.1. 144-lead Packages..... | 32 |
| 6.2. 144-lead Package Pinout..... | 33 |
| 6.3. 100-lead Packages..... | 39 |
| 6.4. 100-lead Package Pinout..... | 40 |
| 6.5. 64-lead Package..... | 44 |
| 6.6. 64-lead Package Pinout..... | 44 |
| 7. Power Considerations..... | 48 |
| 7.1. Power Supplies..... | 48 |
| 7.2. Power Constraints..... | 48 |
| 7.3. Voltage Regulator..... | 49 |
| 7.4. Backup SRAM Power Switch..... | 50 |
| 7.5. Active Mode..... | 50 |
| 7.6. Low-power Modes..... | 50 |
| 7.7. Wakeup Sources..... | 52 |
| 7.8. Fast Startup..... | 53 |
| 8. Input/Output Lines..... | 54 |
| 8.1. General-Purpose I/O Lines..... | 54 |
| 8.2. System I/O Lines..... | 54 |
| 8.3. NRST Pin..... | 56 |
| 8.4. ERASE Pin..... | 56 |
| 9. Interconnect..... | 57 |
| 10. Product Mapping..... | 58 |
| 11. Memories..... | 59 |
| 11.1. Embedded Memories..... | 59 |
| 11.2. External Memories..... | 65 |
| 12. Event System..... | 66 |

| | |
|--|------------|
| 12.1. Embedded Characteristics..... | 66 |
| 12.2. Real-time Event Mapping..... | 66 |
| 13. System Controller..... | 70 |
| 13.1. System Controller and Peripherals Mapping..... | 70 |
| 13.2. Power-on-Reset, Brownout and Supply Monitor..... | 70 |
| 13.3. Reset Controller..... | 70 |
| 14. Peripherals..... | 72 |
| 14.1. Peripheral Identifiers..... | 72 |
| 14.2. Peripheral Signal Multiplexing on I/O Lines..... | 75 |
| 15. ARM Cortex-M7 (ARM)..... | 76 |
| 15.1. ARM Cortex-M7 Configuration..... | 76 |
| 16. Debug and Test Features..... | 77 |
| 16.1. Description..... | 77 |
| 16.2. Embedded Characteristics..... | 77 |
| 16.3. Associated Documents..... | 77 |
| 16.4. Debug and Test Block Diagram..... | 78 |
| 16.5. Debug and Test Pin Description..... | 78 |
| 16.6. Application Examples..... | 79 |
| 16.7. Functional Description..... | 80 |
| 17. SAM-BA Boot Program..... | 85 |
| 17.1. Description..... | 85 |
| 17.2. Embedded Characteristics..... | 85 |
| 17.3. Hardware and Software Constraints..... | 85 |
| 17.4. Flow Diagram..... | 85 |
| 17.5. Device Initialization..... | 86 |
| 17.6. SAM-BA Monitor..... | 86 |
| 18. Fast Flash Programming Interface (FFPI)..... | 91 |
| 18.1. Description..... | 91 |
| 18.2. Embedded Characteristics..... | 91 |
| 18.3. Parallel Fast Flash Programming..... | 91 |
| 19. Bus Matrix (MATRIX)..... | 100 |
| 19.1. Description..... | 100 |
| 19.2. Embedded Characteristics..... | 100 |
| 19.3. Functional Description..... | 102 |
| 19.4. Register Summary..... | 108 |
| 20. USB Transmitter Macrocell Interface (UTMI)..... | 132 |
| 20.1. Description..... | 132 |
| 20.2. Embedded Characteristics..... | 132 |
| 20.3. Register Summary..... | 133 |

| | |
|--|-----|
| 21. Chip Identifier (CHIPID)..... | 136 |
| 21.1. Description..... | 136 |
| 21.2. Embedded Characteristics..... | 136 |
| 21.3. Register Summary..... | 138 |
| 22. Enhanced Embedded Flash Controller (EEFC)..... | 143 |
| 22.1. Description..... | 143 |
| 22.2. Embedded Characteristics..... | 143 |
| 22.3. Product Dependencies..... | 143 |
| 22.4. Functional Description..... | 144 |
| 22.5. Register Summary..... | 162 |
| 23. Supply Controller (SUPC)..... | 172 |
| 23.1. Description..... | 172 |
| 23.2. Embedded Characteristics..... | 172 |
| 23.3. Block Diagram..... | 173 |
| 23.4. Functional Description..... | 174 |
| 23.5. Register Summary..... | 185 |
| 24. Watchdog Timer (WDT)..... | 198 |
| 24.1. Description..... | 198 |
| 24.2. Embedded Characteristics..... | 198 |
| 24.3. Block Diagram..... | 198 |
| 24.4. Functional Description..... | 199 |
| 24.5. Register Summary..... | 201 |
| 25. Reinforced Safety Watchdog Timer (RSWDT)..... | 206 |
| 25.1. Description..... | 206 |
| 25.2. Embedded Characteristics..... | 206 |
| 25.3. Block Diagram..... | 207 |
| 25.4. Functional Description..... | 207 |
| 25.5. Register Summary..... | 209 |
| 26. Reset Controller (RSTC)..... | 214 |
| 26.1. Description..... | 214 |
| 26.2. Embedded Characteristics..... | 214 |
| 26.3. Block Diagram..... | 214 |
| 26.4. Functional Description..... | 215 |
| 27. Real-time Clock (RTC)..... | 226 |
| 27.1. Description..... | 226 |
| 27.2. Embedded Characteristics..... | 226 |
| 27.3. Block Diagram..... | 227 |
| 27.4. Product Dependencies..... | 227 |
| 27.5. Functional Description..... | 227 |
| 27.6. Register Summary..... | 236 |
| 28. Real-time Timer (RTT)..... | 261 |

| | |
|---|------------|
| 28.1. Description..... | 261 |
| 28.2. Embedded Characteristics..... | 261 |
| 28.3. Block Diagram..... | 261 |
| 28.4. Functional Description..... | 261 |
| 28.5. Register Summary..... | 264 |
| 29. General Purpose Backup Registers (GPBR)..... | 270 |
| 29.1. Description..... | 270 |
| 29.2. Embedded Characteristics..... | 270 |
| 29.3. Register Summary..... | 271 |
| 30. Clock Generator..... | 273 |
| 30.1. Description..... | 273 |
| 30.2. Embedded Characteristics..... | 273 |
| 30.3. Block Diagram..... | 274 |
| 30.4. Slow Clock..... | 274 |
| 30.5. Main Clock..... | 275 |
| 30.6. PLLA Clock..... | 279 |
| 30.7. UTMI PLL Clock..... | 281 |
| 31. Power Management Controller (PMC)..... | 282 |
| 31.1. Description..... | 282 |
| 31.2. Embedded Characteristics..... | 282 |
| 31.3. Block Diagram..... | 283 |
| 31.4. Master Clock Controller..... | 283 |
| 31.5. Processor Clock Controller..... | 283 |
| 31.6. SysTick External Clock..... | 284 |
| 31.7. USB Full-speed Clock Controller..... | 284 |
| 31.8. Core and Bus Independent Clocks for Peripherals..... | 284 |
| 31.9. Peripheral and Generic Clock Controller..... | 285 |
| 31.10. Asynchronous Partial Wakeup..... | 285 |
| 31.11. Free-running Processor Clock..... | 287 |
| 31.12. Programmable Clock Output Controller..... | 288 |
| 31.13. Fast Startup..... | 288 |
| 31.14. Startup from Embedded Flash..... | 289 |
| 31.15. Main Crystal Oscillator Failure Detection..... | 290 |
| 31.16. 32.768 kHz Crystal Oscillator Frequency Monitor..... | 291 |
| 31.17. Recommended Programming Sequence..... | 291 |
| 31.18. Clock Switching Details..... | 294 |
| 31.19. Register Write Protection..... | 296 |
| 31.20. Register Summary..... | 297 |
| 32. Parallel Input/Output Controller (PIO)..... | 346 |
| 32.1. Description..... | 346 |
| 32.2. Embedded Characteristics..... | 346 |
| 32.3. Block Diagram..... | 347 |
| 32.4. Product Dependencies..... | 348 |
| 32.5. Functional Description..... | 348 |

| | |
|---|------------|
| 32.6. Register Summary..... | 362 |
| 33. External Bus Interface (EBI)..... | 424 |
| 33.1. Description..... | 424 |
| 33.2. Embedded Characteristics..... | 424 |
| 33.3. EBI Block Diagram..... | 425 |
| 33.4. I/O Lines Description..... | 425 |
| 33.5. Application Example..... | 427 |
| 34. SDRAM Controller (SDRAMC)..... | 431 |
| 34.1. Description..... | 431 |
| 34.2. Embedded Characteristics..... | 431 |
| 34.3. Signal Description..... | 432 |
| 34.4. Software Interface/SDRAM Organization, Address Mapping..... | 432 |
| 34.5. Product Dependencies..... | 433 |
| 34.6. Functional Description..... | 435 |
| 34.7. Register Summary..... | 442 |
| 35. Static Memory Controller (SMC)..... | 461 |
| 35.1. Description..... | 461 |
| 35.2. Embedded Characteristics..... | 461 |
| 35.3. I/O Lines Description..... | 461 |
| 35.4. Multiplexed Signals..... | 462 |
| 35.5. Product Dependencies..... | 462 |
| 35.6. External Memory Mapping..... | 463 |
| 35.7. Connection to External Devices..... | 463 |
| 35.8. Application Example..... | 467 |
| 35.9. Standard Read and Write Protocols..... | 469 |
| 35.10. Scrambling/Unscrambling Function..... | 477 |
| 35.11. Automatic Wait States..... | 478 |
| 35.12. Data Float Wait States..... | 481 |
| 35.13. External Wait..... | 485 |
| 35.14. Slow Clock Mode..... | 489 |
| 35.15. Asynchronous Page Mode..... | 491 |
| 35.16. Register Summary..... | 494 |
| 36. DMA Controller (XDMAC)..... | 508 |
| 36.1. Description..... | 508 |
| 36.2. Embedded Characteristics..... | 508 |
| 36.3. Block Diagram..... | 509 |
| 36.4. DMA Controller Peripheral Connections..... | 509 |
| 36.5. Functional Description..... | 511 |
| 36.6. Linked List Descriptor Operation..... | 515 |
| 36.7. XDMAC Maintenance Software Operations..... | 517 |
| 36.8. XDMAC Software Requirements..... | 518 |
| 36.9. Register Summary..... | 519 |
| 37. Image Sensor Interface (ISI)..... | 590 |

| | |
|--|-------------|
| 37.1. Description..... | 590 |
| 37.2. Embedded Characteristics..... | 591 |
| 37.3. Block Diagram..... | 592 |
| 37.4. Product Dependencies..... | 592 |
| 37.5. Functional Description..... | 592 |
| 37.6. Register Summary..... | 602 |
| 38. GMAC - Ethernet MAC..... | 640 |
| 38.1. Description..... | 640 |
| 38.2. Embedded Characteristics..... | 640 |
| 38.3. Block Diagram..... | 641 |
| 38.4. Signal Interface..... | 641 |
| 38.5. Product Dependencies..... | 642 |
| 38.6. Functional Description..... | 642 |
| 38.7. Programming Interface..... | 673 |
| 38.8. Register Summary..... | 678 |
| 39. USB High-Speed Interface (USBHS)..... | 831 |
| 39.1. Description..... | 831 |
| 39.2. Embedded Characteristics..... | 831 |
| 39.3. Block Diagram..... | 832 |
| 39.4. Product Dependencies..... | 833 |
| 39.5. Functional Description..... | 834 |
| 39.6. Register Summary..... | 859 |
| 40. High-Speed Multimedia Card Interface (HSMCI)..... | 1042 |
| 40.1. Description..... | 1042 |
| 40.2. Embedded Characteristics..... | 1042 |
| 40.3. Block Diagram..... | 1043 |
| 40.4. Application Block Diagram..... | 1043 |
| 40.5. Pin Name List..... | 1044 |
| 40.6. Product Dependencies..... | 1044 |
| 40.7. Bus Topology..... | 1044 |
| 40.8. High-Speed Multimedia Card Operations..... | 1046 |
| 40.9. SD/SDIO Card Operation..... | 1055 |
| 40.10. CE-ATA Operation..... | 1056 |
| 40.11. HSMCI Boot Operation Mode..... | 1057 |
| 40.12. HSMCI Transfer Done Timings..... | 1058 |
| 40.13. Register Write Protection..... | 1059 |
| 40.14. Register Summary..... | 1060 |
| 41. Serial Peripheral Interface (SPI)..... | 1095 |
| 41.1. Description..... | 1095 |
| 41.2. Embedded Characteristics..... | 1095 |
| 41.3. Block Diagram..... | 1096 |
| 41.4. Application Block Diagram..... | 1096 |
| 41.5. Signal Description..... | 1097 |
| 41.6. Product Dependencies..... | 1097 |

| | |
|---|-------------|
| 41.7. Functional Description..... | 1097 |
| 41.8. Register Summary..... | 1110 |
| 42. Quad Serial Peripheral Interface (QSPI)..... | 1131 |
| 42.1. Description..... | 1131 |
| 42.2. Embedded Characteristics..... | 1131 |
| 42.3. Block Diagram..... | 1132 |
| 42.4. Signal Description..... | 1132 |
| 42.5. Product Dependencies..... | 1132 |
| 42.6. Functional Description..... | 1133 |
| 42.7. Register Summary..... | 1150 |
| 43. Two-wire Interface (TWIHS)..... | 1174 |
| 43.1. Description..... | 1174 |
| 43.2. Embedded Characteristics..... | 1174 |
| 43.3. List of Abbreviations..... | 1175 |
| 43.4. Block Diagram..... | 1175 |
| 43.5. Product Dependencies..... | 1176 |
| 43.6. Functional Description..... | 1176 |
| 43.7. Register Summary..... | 1215 |
| 44. Synchronous Serial Controller (SSC)..... | 1246 |
| 44.1. Description..... | 1246 |
| 44.2. Embedded Characteristics..... | 1246 |
| 44.3. Block Diagram..... | 1247 |
| 44.4. Application Block Diagram..... | 1247 |
| 44.5. SSC Application Examples..... | 1247 |
| 44.6. Pin Name List..... | 1249 |
| 44.7. Product Dependencies..... | 1249 |
| 44.8. Functional Description..... | 1250 |
| 44.9. Register Summary..... | 1261 |
| 45. Inter-IC Sound Controller (I2SC)..... | 1290 |
| 45.1. Description..... | 1290 |
| 45.2. Embedded Characteristics..... | 1290 |
| 45.3. Block Diagram..... | 1291 |
| 45.4. I/O Lines Description..... | 1291 |
| 45.5. Product Dependencies..... | 1291 |
| 45.6. Functional Description..... | 1292 |
| 45.7. I2SC Application Examples..... | 1297 |
| 45.8. Register Summary..... | 1300 |
| 46. Universal Synchronous Asynchronous Receiver Transceiver (USART)..... | 1316 |
| 46.1. Description..... | 1316 |
| 46.2. Embedded Characteristics..... | 1316 |
| 46.3. Block Diagram..... | 1318 |
| 46.4. I/O Lines Description..... | 1318 |
| 46.5. Product Dependencies..... | 1319 |

| | |
|--|-------------|
| 46.6. Functional Description..... | 1319 |
| 46.7. Register Summary..... | 1373 |
| 47. Universal Asynchronous Receiver Transmitter (UART)..... | 1453 |
| 47.1. Description..... | 1453 |
| 47.2. Embedded Characteristics..... | 1453 |
| 47.3. Block Diagram..... | 1453 |
| 47.4. Product Dependencies..... | 1454 |
| 47.5. Functional Description..... | 1454 |
| 47.6. Register Summary..... | 1464 |
| 48. Media Local Bus (MLB)..... | 1481 |
| 48.1. Description..... | 1481 |
| 48.2. Embedded Characteristics..... | 1482 |
| 48.3. Block Diagram..... | 1482 |
| 48.4. Signal Description..... | 1483 |
| 48.5. Product Dependencies..... | 1484 |
| 48.6. Functional Description..... | 1485 |
| 48.7. Register Summary..... | 1532 |
| 49. Controller Area Network (MCAN)..... | 1570 |
| 49.1. Description..... | 1570 |
| 49.2. Embedded Characteristics..... | 1570 |
| 49.3. Block Diagram..... | 1571 |
| 49.4. Product Dependencies..... | 1571 |
| 49.5. Functional Description..... | 1572 |
| 49.6. Register Summary..... | 1601 |
| 50. Timer Counter (TC)..... | 1676 |
| 50.1. Description..... | 1676 |
| 50.2. Embedded Characteristics..... | 1676 |
| 50.3. Block Diagram..... | 1677 |
| 50.4. Pin List..... | 1678 |
| 50.5. Product Dependencies..... | 1678 |
| 50.6. Functional Description..... | 1679 |
| 50.7. Register Summary..... | 1701 |
| 51. Pulse Width Modulation Controller (PWM)..... | 1740 |
| 51.1. Description..... | 1740 |
| 51.2. Embedded Characteristics..... | 1740 |
| 51.3. Block Diagram..... | 1742 |
| 51.4. I/O Lines Description..... | 1742 |
| 51.5. Product Dependencies..... | 1743 |
| 51.6. Functional Description..... | 1745 |
| 51.7. Register Summary..... | 1786 |
| 52. Analog Front-End Controller (AFEC)..... | 1860 |
| 52.1. Description..... | 1860 |

| | |
|---|-------------|
| 52.2. Embedded Characteristics..... | 1860 |
| 52.3. Block Diagram..... | 1861 |
| 52.4. Signal Description..... | 1862 |
| 52.5. Product Dependencies..... | 1862 |
| 52.6. Functional Description..... | 1863 |
| 52.7. Register Summary..... | 1880 |
| 53. Digital-to-Analog Converter Controller (DACC)..... | 1916 |
| 53.1. Description..... | 1916 |
| 53.2. Embedded Characteristics..... | 1916 |
| 53.3. Block Diagram..... | 1917 |
| 53.4. Signal Description..... | 1917 |
| 53.5. Product Dependencies..... | 1918 |
| 53.6. Functional Description..... | 1918 |
| 53.7. Register Summary..... | 1924 |
| 54. Analog Comparator Controller (ACC)..... | 1942 |
| 54.1. Description..... | 1942 |
| 54.2. Embedded Characteristics..... | 1942 |
| 54.3. Block Diagram..... | 1942 |
| 54.4. Signal Description..... | 1943 |
| 54.5. Product Dependencies..... | 1943 |
| 54.6. Functional Description..... | 1943 |
| 54.7. Register Summary..... | 1945 |
| 55. Integrity Check Monitor (ICM)..... | 1958 |
| 55.1. Description..... | 1958 |
| 55.2. Embedded Characteristics..... | 1959 |
| 55.3. Block Diagram..... | 1960 |
| 55.4. Product Dependencies..... | 1960 |
| 55.5. Functional Description..... | 1961 |
| 55.6. Register Summary..... | 1974 |
| 56. True Random Number Generator (TRNG)..... | 1995 |
| 56.1. Description..... | 1995 |
| 56.2. Embedded Characteristics..... | 1995 |
| 56.3. Block Diagram..... | 1995 |
| 56.4. Product Dependencies..... | 1995 |
| 56.5. Functional Description..... | 1996 |
| 56.6. Register Summary..... | 1997 |
| 57. Advanced Encryption Standard (AES)..... | 2004 |
| 57.1. Description..... | 2004 |
| 57.2. Embedded Characteristics..... | 2004 |
| 57.3. Product Dependencies..... | 2005 |
| 57.4. Functional Description..... | 2005 |
| 57.5. Register Summary..... | 2017 |

| | |
|---|------|
| 58. Electrical Characteristics for SAM V70/V71..... | 2040 |
| 58.1. Absolute Maximum Ratings..... | 2040 |
| 58.2. DC Characteristics..... | 2041 |
| 58.3. Power Consumption..... | 2046 |
| 58.4. Oscillator Characteristics..... | 2051 |
| 58.5. PLLA Characteristics..... | 2055 |
| 58.6. PLLUSB Characteristics..... | 2055 |
| 58.7. USB Transceiver Characteristics..... | 2056 |
| 58.8. AFE Characteristics..... | 2056 |
| 58.9. Analog Comparator Characteristics..... | 2065 |
| 58.10. Temperature Sensor..... | 2065 |
| 58.11. 12-bit DAC Characteristics..... | 2066 |
| 58.12. Embedded Flash Characteristics..... | 2069 |
| 58.13. Timings for STH Conditions..... | 2070 |
| 59. Electrical Characteristics for SAM E70/S70..... | 2097 |
| 59.1. Absolute Maximum Ratings..... | 2097 |
| 59.2. DC Characteristics..... | 2098 |
| 59.3. Power Consumption..... | 2103 |
| 59.4. Oscillator Characteristics..... | 2109 |
| 59.5. PLLA Characteristics..... | 2113 |
| 59.6. PLLUSB Characteristics..... | 2113 |
| 59.7. USB Transceiver Characteristics..... | 2113 |
| 59.8. AFE Characteristics..... | 2114 |
| 59.9. Analog Comparator Characteristics..... | 2122 |
| 59.10. Temperature Sensor..... | 2123 |
| 59.11. 12-bit DAC Characteristics..... | 2123 |
| 59.12. Embedded Flash Characteristics..... | 2126 |
| 59.13. Timings for STH Conditions..... | 2127 |
| 60. Schematic Checklist..... | 2156 |
| 60.1. Power Supplies..... | 2156 |
| 60.2. General Hardware Recommendations..... | 2163 |
| 60.3. Boot Program Hardware Constraints..... | 2176 |
| 61. Marking..... | 2177 |
| 62. Revision History..... | 2178 |
| The Microchip Web Site..... | 2209 |
| Customer Change Notification Service..... | 2209 |
| Customer Support..... | 2209 |
| Microchip Devices Code Protection Feature..... | 2209 |
| Legal Notice..... | 2210 |

SAM E70/S70/V70/V71 Family

| | |
|---|------|
| Trademarks..... | 2210 |
| Quality Management System Certified by DNV..... | 2211 |
| Worldwide Sales and Service..... | 2212 |

SAM E70/S70/V70/V71 Family

Configuration Summary

1. Configuration Summary

The SAM E70/S70/V70/V71 devices differ in memory size, package and features. The following tables summarize the different configurations.

Table 1-1. SAM V71 Family Features (With CAN-FD, Ethernet AVB and Media LB)

| Device | Flash Memory (KB) | Multi-port SRAM Memory (KB) | Pins | Packages | Digital Peripherals | | | | | | | | | | | | | | | | | Analog | | | | | | |
|-----------|-------------------|-----------------------------|------|-------------|---------------------|------------|----------|-----------|-------|-----------------|--------|--------------|----------|------------------------------|------|------|------------------------------|-----------------|--------------|-----|-----|------------------------|----------------------------|------|----------|---------------------|--------------------|----------------|
| | | | | | USB (see Note) | USART/UART | QSPI | USART/SPI | TWIHS | HSMCI port/bits | CAN-FD | Ethernet AVB | Media LB | Image Sensor Interface (ISI) | SPI0 | SPI1 | External Bus Interface (EBI) | SDRAM Interface | DMA Channels | SSC | ETM | Timer Counter Channels | Timer Counter Channels I/O | I2SC | I/O Pins | 12-bit ADC Channels | Analog Comparators | DAC (Channels) |
| SAMV71Q19 | 512 | 256 | 144 | LQFP, TFBGA | HS | 3/5 | Y | 3 | 3 | 1/4 | 2 | MII, RMII | Y | 12-bit | Y | Y | Y | Y | 24 | Y | Y | 12 | 36 | 2 | 114 | 24 | Y | 2 |
| SAMV71Q20 | 1024 | 384 | | | HS | 3/5 | Y | 3 | 3 | 1/4 | 2 | MII, RMII | Y | 12-bit | Y | Y | Y | Y | 24 | Y | Y | 12 | 36 | 2 | 114 | 24 | Y | 2 |
| SAMV71Q21 | 2048 | | | | HS | 3/5 | Y | 3 | 3 | 1/4 | 2 | MII, RMII | Y | 12-bit | Y | N | N | N | 24 | Y | Y | 12 | 9 | 1 | 75 | 10 | Y | 2 |
| SAMV71N19 | 512 | 256 | 100 | LQFP, TFBGA | HS | 3/5 | Y | 3 | 3 | 1/4 | 2 | MII, RMII | Y | 12-bit | Y | N | N | N | 24 | Y | Y | 12 | 9 | 1 | 75 | 10 | Y | 2 |
| SAMV71N20 | 1024 | 384 | | | HS | 3/5 | Y | 3 | 3 | 1/4 | 2 | MII, RMII | Y | 12-bit | Y | N | N | N | 24 | Y | Y | 12 | 9 | 1 | 75 | 10 | Y | 2 |
| SAMV71N21 | 2048 | | | | HS | 3/5 | Y | 3 | 3 | 1/4 | 2 | MII, RMII | Y | 12-bit | Y | N | N | N | 24 | Y | Y | 12 | 9 | 1 | 75 | 10 | Y | 2 |
| SAMV71J19 | 512 | 256 | 64 | LQFP | FS | 2/3 | SPI only | 0 | 2 | N | 1 | RMII | Y | 8-bit | N | N | N | N | 24 | Y | Y | 12 | 3 | 0 | 44 | 5 | Y | 1 |
| SAMV71J20 | 1024 | 384 | | | FS | 2/3 | SPI only | 0 | 2 | N | 1 | RMII | Y | 8-bit | N | N | N | N | 24 | Y | Y | 12 | 3 | 0 | 44 | 5 | Y | 1 |
| SAMV71J21 | 2048 | | | | FS | 2/3 | SPI only | 0 | 2 | N | 1 | RMII | Y | 8-bit | N | N | N | N | 24 | Y | Y | 12 | 3 | 0 | 44 | 5 | Y | 1 |

Note: HS = High-Speed; FS = Full-Speed.

Table 1-2. SAM E70 Family Features (With CAN-FD and Ethernet AVB)

| Device | Flash Memory (KB) | Multi-port SRAM Memory (KB) | Pins | Packages | Digital Peripherals | | | | | | | | | | | | | | | | | Analog | | | | | |
|-----------|-------------------|-----------------------------|------|--------------------|---------------------|------------|----------|-----------|-------|-----------------|--------|--------------|------------------------------|------|------|------------------------------|-----------------|--------------|-----|-----|------------------------|----------------------------|------|----------|---------------------|--------------------|----------------|
| | | | | | USB (see Note) | USART/UART | QSPI | USART/SPI | TWIHS | HSMCI port/bits | CAN-FD | Ethernet AVB | Image Sensor Interface (ISI) | SPI0 | SPI1 | External Bus Interface (EBI) | SDRAM Interface | DMA Channels | SSC | ETM | Timer Counter Channels | Timer Counter Channels I/O | I2SC | I/O Pins | 12-bit ADC Channels | Analog Comparators | DAC (Channels) |
| SAME70Q19 | 512 | 256 | 144 | LQFP, LFBGA, UFBGA | HS | 3/5 | Y | 3 | 3 | 1/4 | 2 | MII, RMII | 12-bit | Y | Y | Y | Y | 24 | Y | Y | 12 | 36 | 2 | 114 | 24 | Y | 2 |
| SAME70Q20 | 1024 | 384 | | | HS | 3/5 | Y | 3 | 3 | 1/4 | 2 | MII, RMII | 12-bit | Y | Y | Y | Y | 24 | Y | Y | 12 | 36 | 2 | 114 | 24 | Y | 2 |
| SAME70Q21 | 2048 | | | | HS | 3/5 | Y | 3 | 3 | 1/4 | 2 | MII, RMII | 12-bit | Y | Y | Y | Y | 24 | Y | Y | 12 | 36 | 2 | 114 | 24 | Y | 2 |
| SAME70N19 | 512 | 256 | 100 | LQFP, TFBGA | HS | 3/5 | Y | 3 | 3 | 1/4 | 2 | MII, RMII | 12-bit | Y | N | N | N | 24 | Y | Y | 12 | 9 | 1 | 75 | 10 | Y | 2 |
| SAME70N20 | 1024 | 384 | | | HS | 3/5 | Y | 3 | 3 | 1/4 | 2 | MII, RMII | 12-bit | Y | N | N | N | 24 | Y | Y | 12 | 9 | 1 | 75 | 10 | Y | 2 |
| SAME70N21 | 2048 | | | | HS | 3/5 | Y | 3 | 3 | 1/4 | 2 | MII, RMII | 12-bit | Y | N | N | N | 24 | Y | Y | 12 | 9 | 1 | 75 | 10 | Y | 2 |
| SAME70J19 | 512 | 256 | 64 | LQFP | FS | 2/3 | SPI only | 0 | 2 | N | 1 | RMII | 8-bit | N | N | N | N | 24 | Y | Y | 12 | 3 | 0 | 44 | 5 | Y | 1 |
| SAME70J20 | 1024 | 384 | | | FS | 2/3 | SPI only | 0 | 2 | N | 1 | RMII | 8-bit | N | N | N | N | 24 | Y | Y | 12 | 3 | 0 | 44 | 5 | Y | 1 |
| SAME70J21 | 2048 | | | | FS | 2/3 | SPI only | 0 | 2 | N | 1 | RMII | 8-bit | N | N | N | N | 24 | Y | Y | 12 | 3 | 0 | 44 | 5 | Y | 1 |

Note: HS = High-Speed; FS = Full-Speed.

SAM E70/S70/V70/V71 Family

Configuration Summary

Table 1-3. SAM V70 Family Features (Without CAN-FD, Ethernet Control)

| Device | Flash Memory (KB) | Multi-port SRAM Memory (KB) | Pins | Packages | Digital Peripherals | | | | | | | | | | | | | | | | | Analog | | | | | |
|-----------|-------------------|-----------------------------|------|-------------|---------------------|------------|----------|-----------|-------|-----------------|--------|----------|-----------------------------|------|------|------------------------------|-----------------|--------------|-----|-----|------------------------|----------------------------|------|----------|---------------------|--------------------|----------------|
| | | | | | USB (see Note) | USART/UART | QSPI | USART/SPI | TWIHS | HSMCI port/bits | CAN-FD | Media LB | Image Sensor Interface (SI) | SPI0 | SPI1 | External Bus Interface (EBI) | SDRAM Interface | DMA Channels | SSC | ETM | Timer Counter Channels | Timer Counter Channels I/O | I2SC | I/O Pins | 12-bit ADC Channels | Analog Comparators | DAC (Channels) |
| SAMV70Q19 | 512 | 256 | 144 | LQFP, TFBGA | HS | 3/5 | Y | 3 | 3 | 1/4 | 2 | Y | 12-bit | Y | Y | Y | Y | 24 | Y | Y | 12 | 36 | 2 | 114 | 24 | Y | 2 |
| SAMV70Q20 | 1024 | 384 | | | | | | | | | | | | | | | | | | | | | | | | | |
| SAMV70N19 | 512 | 256 | 100 | LQFP, TFBGA | HS | 3/5 | Y | 3 | 3 | 1/4 | 2 | Y | 12-bit | Y | N | N | N | 24 | Y | Y | 12 | 9 | 1 | 75 | 10 | Y | 2 |
| SAMV70N20 | 1024 | 384 | | | | | | | | | | | | | | | | | | | | | | | | | |
| SAMV70J19 | 512 | 256 | 64 | LQFP | FS | 2/3 | SPI only | 0 | 2 | N | 1 | N | 8-bit | N | N | N | N | 24 | Y | Y | 12 | 3 | 0 | 44 | 5 | Y | 1 |
| SAMV70J20 | 1024 | 384 | | | | | | | | | | | | | | | | | | | | | | | | | |


Note: HS = High-Speed; FS = Full-Speed.

Table 1-4. SAM S70 Family Features (Without CAN-FD, Ethernet AVB and Media LB)

| Device | Flash Memory (KB) | Multi-port SRAM Memory (KB) | Pins | Packages | Digital Peripherals | | | | | | | | | | | | | | | | | Analog | | | |
|-----------|-------------------|-----------------------------|------|--------------------|---------------------|------------|----------|-----------|-------|-----------------|-----------------------------|------|------|------------------------------|-----------------|--------------|-----|-----|------------------------|----------------------------|------|----------|---------------------|--------------------|--------------|
| | | | | | USB (see Note) | USART/UART | QSPI | USART/SPI | TWIHS | HSMCI port/bits | Image Sensor Interface (SI) | SPI0 | SPI1 | External Bus Interface (EBI) | SDRAM Interface | DMA Channels | SSC | ETM | Timer Counter Channels | Timer Counter Channels I/O | I2SC | I/O Pins | 12-bit ADC Channels | Analog Comparators | DAC Channels |
| SAMS70Q19 | 512 | 256 | 144 | LQFP, LFBGA, UFBGA | HS | 3/5 | Y | 3 | 3 | 1/4 | 12-bit | Y | Y | Y | Y | 24 | Y | Y | 12 | 36 | 2 | 114 | 24 | Y | 2 |
| SAMS70Q20 | 1024 | 384 | | | | | | | | | | | | | | | | | | | | | | | |
| SAMS70Q21 | 2048 | 384 | | | | | | | | | | | | | | | | | | | | | | | |
| SAMS70N19 | 512 | 256 | 100 | LQFP, TFBGA, VFBGA | HS | 3/5 | Y | 3 | 3 | 1/4 | 12-bit | Y | N | N | N | 24 | Y | Y | 12 | 9 | 1 | 75 | 10 | Y | 2 |
| SAMS70N20 | 1024 | 384 | | | | | | | | | | | | | | | | | | | | | | | |
| SAMS70N21 | 2048 | 384 | | | | | | | | | | | | | | | | | | | | | | | |
| SAMS70J19 | 512 | 256 | 64 | LQFP, QFN | FS | 0/5 | SPI only | 0 | 2 | N | 8-bit | N | N | N | N | 24 | Y | Y | 12 | 3 | 0 | 44 | 5 | Y | 1 |
| SAMS70J20 | 1024 | 384 | | | | | | | | | | | | | | | | | | | | | | | |
| SAMS70J21 | 2048 | 384 | | | | | | | | | | | | | | | | | | | | | | | |

Note: HS = High-Speed; FS = Full-Speed.

2. Ordering Information



Note:

1. LQFP package type for Grade 2 variants.


SAM E70/S70/V70/V71 Family

Block Diagram

3. Block Diagram

Refer to the table 1. Configuration Summary for detailed configurations of memory size, package and features of the SAM E70/S70/V70/V71 devices.


Figure 3-1. SAM S70 144-pin Block Diagram



SAM E70/S70/V70/V71 Family


Block Diagram

Figure 3-2. SAM E70 144-pin Block Diagram



SAM E70/S70/V70/V71 Family Block Diagram

Figure 3-3. SAM V70 144-pin Block Diagram



4. Signal Description

The following table provides details on signal names classified by peripheral.

Table 4-1. Signal Description List

| Signal Name | Function | Type | Active Level | Voltage Reference | Comments |
|---|---|--------|--------------|-------------------|----------|
| Power Supplies | | | | | |
| VDDIO | Peripherals I/O Lines Power Supply | Power | – | – | – |
| VDDIN | Voltage Regulator Input, AFE, DAC and Analog Comparator Power Supply (see Note) | Power | – | – | – |
| VDDOUT | Voltage Regulator Output | Power | – | – | – |
| VDDPLL | PLLA Power Supply | Power | – | – | – |
| VDDPLLUSB | USB PLL and Oscillator Power Supply | Power | – | – | – |
| VDDCORE | Powers the core, the embedded memories and the peripherals | Power | – | – | – |
| GND, GNDPLL, GNDPLLUSB, GNDANA, GNDUTMI | Ground | Ground | – | – | – |
| VDDUTMII | USB Transceiver Power Supply | Power | – | – | – |
| VDDUTMIC | USB Core Power Supply | Power | – | – | – |
| GNDUTMI | USB Ground | Ground | – | – | – |
| Clocks, Oscillators and PLLs | | | | | |
| XIN | Main Oscillator Input | Input | – | VDDIO | – |
| XOUT | Main Oscillator Output | Output | – | | – |
| XIN32 | Slow Clock Oscillator Input | Input | – | | – |
| XOUT32 | Slow Clock Oscillator Output | Output | – | | – |

SAM E70/S70/V70/V71 Family

Signal Description

| Signal Name | Function | Type | Active Level | Voltage Reference | Comments |
|---|--|-------------|--------------|-------------------|----------------------|
| PCK0–PCK2 | Programmable Clock Output | Output | – | | – |
| Real Time Clock | | | | | |
| RTCOUT0 | Programmable RTC Waveform Output | Output | – | VDDIO | – |
| RTCOUT1 | Programmable RTC Waveform Output | Output | – | | – |
| Serial Wire Debug/JTAG Boundary Scan | | | | | |
| SWCLK/TCK | Serial Wire Clock / Test Clock (Boundary scan mode only) | Input | – | VDDIO | – |
| TDI | Test Data In (Boundary scan mode only) | Input | – | | – |
| TDO/TRACESWO | Test Data Out (Boundary scan mode only) | Output | – | | – |
| SWDIO/TMS | Serial Wire Input/ Output / Test Mode Select (Boundary scan mode only) | I/O / Input | – | | – |
| JTAGSEL | JTAG Selection | Input | High | | – |
| Trace Debug Port | | | | | |
| TRACECLK | Trace Clock | Output | – | VDDIO | PCK3 is used for ETM |
| TRACED0–TRACED3 | Trace Data | Output | – | | – |
| Flash Memory | | | | | |
| ERASE | Flash and NVM Configuration Bits Erase Command | Input | High | VDDIO | – |
| Reset/Test | | | | | |
| NRST | Synchronous Microcontroller Reset | I/O | Low | VDDIO | – |
| TST | Test Select | Input | – | | – |
| Universal Asynchronous Receiver Transceiver - UART(x=[0:4]) | | | | | |

SAM E70/S70/V70/V71 Family

Signal Description

| Signal Name | Function | Type | Active Level | Voltage Reference | Comments |
|---|------------------------------|--------|--------------|-------------------|--|
| URXDx | UART Receive Data | Input | – | – | PCK4 can be used to generate the baud rate |
| UTXDx | UART Transmit Data | Output | – | – | |
| PIO Controller - PIOA - PIOB - PIOC - PIOD - PIOE | | | | | |
| PA0–PA31 | Parallel IO Controller A | I/O | – | VDDIO | – |
| PB0–PB9, PB12–PB13 | Parallel IO Controller B | I/O | – | | – |
| PC0–PC31 | Parallel IO Controller C | I/O | – | | – |
| PD0–PD31 | Parallel IO Controller D | I/O | – | – | – |
| PE0–PE5 | Parallel IO Controller E | I/O | – | – | – |
| PIO Controller - Parallel Capture Mode | | | | | |
| PIODC0–PIODC7 | Parallel Capture Mode Data | Input | – | VDDIO | – |
| PIODCCLK | Parallel Capture Mode Clock | Input | – | | – |
| PIODCEN1–PIODCEN2 | Parallel Capture Mode Enable | Input | – | | – |
| External Bus Interface | | | | | |
| D[15:0] | Data Bus | I/O | – | – | – |
| A[23:0] | Address Bus | Output | – | – | – |
| NWAIT | External Wait Signal | Input | Low | – | – |
| Static Memory Controller - SMC | | | | | |
| NCS0–NCS3 | Chip Select Lines | Output | Low | – | – |
| NRD | Read Signal | Output | Low | – | – |
| NWE | Write Enable | Output | Low | – | – |
| NWR0–NWR1 | Write Signal | Output | Low | – | – |
| NBS0–NBS1 | Byte Mask Signal | Output | Low | – | Used also for SDRAMC |
| NAND Flash Logic | | | | | |
| NANDOE | NAND Flash Output Enable | Output | Low | – | – |
| NANDWE | NAND Flash Write Enable | Output | Low | – | – |
| SDR-SDRAM Controller Logic | | | | | |

SAM E70/S70/V70/V71 Family

Signal Description

| Signal Name | Function | Type | Active Level | Voltage Reference | Comments |
|--|--------------------------------|--------|--------------|-------------------|--|
| SDCK | SDRAM Clock | Output | – | – | – |
| SDCKE | SDRAM Clock Enable | Output | – | – | – |
| SDCS | SDRAM Controller Chip Select | Output | – | – | – |
| BA0–BA1 | Bank Select | Output | – | – | – |
| SDWE | SDRAM Write Enable | Output | – | – | – |
| RAS–CAS | Row and Column Signal | Output | – | – | – |
| SDA10 | SDRAM Address 10 Line | Output | – | – | – |
| High Speed Multimedia Card Interface - HSMCI | | | | | |
| MCKK | Multimedia Card Clock | I/O | – | – | – |
| MCCDA | Multimedia Card Slot A Command | I/O | – | – | – |
| MCDA0–MCDA3 | Multimedia Card Slot A Data | I/O | – | – | – |
| Universal Synchronous Asynchronous Receiver Transmitter USART(x=[0:2]) | | | | | |
| SCKx | USARTx Serial Clock | I/O | – | – | PCK4 can be used to generate the baud rate |
| TXDx | USARTx Transmit Data | I/O | – | – | |
| RXDx | USARTx Receive Data | Input | – | – | |
| RTSx | USARTx Request To Send | Output | – | – | |
| CTSx | USARTx Clear To Send | Input | – | – | |
| DTRx | USARTx Data Terminal Ready | Output | – | – | |
| DSRx | USARTx Data Set Ready | Input | – | – | |
| DCDx | USARTx Data Carrier Detect | Input | – | – | |
| RIx | USARTx Ring Indicator | Input | – | – | |
| LONCOL1 | LON Collision Detection | Input | – | – | |
| Synchronous Serial Controller - SSC | | | | | |