



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# ATSENSE-101/ATSENSE-201(H)/ ATSENSE-301(H)

## Multi-Channel Sigma-Delta Analog Front End

### Description

ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H) are multi-channel analog front end devices which integrate three, four or seven simultaneously sampled Sigma-Delta A/D converters, a high-precision voltage reference with up to 10 ppm/ $^{\circ}\text{C}$  temperature stability (H-versions), a programmable current signal amplification, a temperature sensor and an SPI interface. When used in data acquisition and energy measurement applications in combination with the Microchip ATSAM4C device family that features a dedicated Cortex<sup>®</sup>-M4 processor and metrology library and a variety of sensors including Shunt, CT and Rogowski coils, the ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H) exceeds ANSI C12.20-2002 and IEC 62053-22 metering accuracy classes of up to 0.2% over 3000:1 current range.


### Features

- Analog Front End
  - Single-phase (ATSENSE-101), Dual-phase (ATSENSE-201(H)) or Poly-phase (ATSENSE-301(H)) Energy Metering Analog Front End Suitable for Microchip MCUs and Metrology Library
  - Compliant with Class 0.2 Standards (ANSI C12.20-2002 and IEC 62053-22)
  - Three, Four or Seven Sigma-Delta ADC Measurement Channels: One, Two or Three Voltages, Two or Four Currents, 102 dB Dynamic Range
  - Current Channels with Pre-Gain (x1, x2, x4, x8)
  - Supports Shunt, Current Transformer and Rogowski Coils
  - Dedicated Current Channel for Anti-tamper Measurement
  - Integrated SINC Decimation Filters. Output Data Rate: 16 kSps typical
  - Integrated 2.8V LDO Regulator to Supply Analog Functions
  - 3.0V to 3.6V Operation, Ultra Low Power: < 2.5 mW typical/Channel @ 3.3V
  - Specified over two ambient operating temperature ranges : [-40°C ; +85°C] and [-40°C;+105°C]
- Precision Voltage Reference
  - Standard 1.2V Output Voltage with Possible External Bypass
  - Temperature Drift: 50 ppm typical (ATSENSE-101/ATSENSE-201/ATSENSE-301)
  - Temperature Drift: 10 ppm typical (ATSENSE-201H/ATSENSE-301H)
  - Factory-measured Temperature Drift and Die Temperature Sensor to Perform Software Correction
  - Digital Interface
  - 8 MHz Serial Peripheral Interface (SPI) Compatible Mode 1 (8-bit) for ADC Data and AFE Controls
  - Interrupt Output Line Signaling ADC End-of-Conversion, Underrun and Overrun
- Package
  - 32-lead TQFP, 7 x 7 x 1.4 mm
  - 20-lead SOIC, 12.8 x 7.5 x 2.3 mm

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)


## 1. Block Diagrams

Figure 1-1: ATSENSE-301(H) Functional Block Diagram




# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

Figure 1-2: ATSENSE-201(H) Functional Block Diagram



# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

Figure 1-3: ATSENSE-101 Functional Block Diagram



# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 2. Package and Pinout

### 2.1 ATSENSE-201(H) / ATSENSE-301(H)

Figure 2-1: 32-lead LQFP Package




Table 2-1: ATSENSE-201(H) / ATSENSE-301(H) Pin Description

Pin Name	I/O	Pin Number	Type	Function
VP3 <sup>(1)</sup>	Input	1	Analog	Voltage channel 3, positive input
VP2	Input	2	Analog	Voltage channel 2, positive input
VP1	Input	3	Analog	Voltage channel 1, positive input
VN	Input	4	Analog	Voltage channels negative input
VREF	In / Out	5	Analog	Voltage reference output and ADCs reference buffer input
GNDREF	Ground	6	Ground	Voltage reference ground pin
GNDA	Ground	7	Ground	Ground pin for low noise analog circuits and low noise negative ADC reference
VDDA	In / Out	8	Analog	2.8V LDO output and analog circuits power supply input
IN3 <sup>(1)</sup>	Input	9	Analog	Current channel 3, negative input
IP3 <sup>(1)</sup>	Input	10	Analog	Current channel 3, positive input
IN2 <sup>(1)</sup>	Input	11	Analog	Current channel 2, negative input
IP2 <sup>(1)</sup>	Input	12	Analog	Current channel 2, positive input
IN1	Input	13	Analog	Current channel 1, negative input
IP1	Input	14	Analog	Current channel 1, positive input
IN0	Input	15	Analog	Current channel 0 (Tamper), negative input
IP0	Input	16	Analog	Current channel 0 (Tamper), positive input
-	-	17 .. 22	-	Not connected. Connect to ground
VDDIO	Input	23	Power	Power supply input pin for digital I/O and digital core circuits
GNDD	Ground	24	Ground	Ground pin for digital I/O and digital core circuits

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

---

Table 2-1: ATSENSE-201(H) / ATSENSE-301(H) Pin Description (Continued)

Pin Name	I/O	Pin Number	Type	Function
ITOUT	Output	25	Digital	Interrupt output line. Open-drain
SPCK	Input	26	Digital	SPI port: serial clock
MOSI	Input	27	Digital	SPI port: master output slave input
MISO	Output	28	Digital	SPI port: master input slave output
NPCS	Input	29	Digital	SPI port: active-low chip select
MCLK	Input	30	Digital	Master clock input
VDDT	Input	31	Power	Pin reserved for test. Connect to VDDIN / VDDIO plane
VDDIN	Input	32	Power	2.8V LDO power supply input pin

**Note 1:** Only in ATSENSE-301(H) devices. In ATSENSE-201(H) devices, these pins are not internally connected and Microchip recommends to connect them to ground.

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 2.2 ATSENSE-101

Figure 2-2: 20-lead SOIC Package





Table 2-2: ATSENSE-101 Pin Description

Pin Name	I/O	Pin Number	Type	Function
MCLK	Input	1	Digital	Master clock Input
VDDT	Input	2	Power	Pin reserved for test. Connect to VDDIN / VDDIO plane
VDDIN	Input	3	Power	2.8V LDO Power supply input pin
VP1	Input	4	Analog	Voltage channel 1, positive input
VN	Input	5	Analog	Voltage channel negative input
VREF	In / Out	6	Analog	Voltage reference output and ADCs reference buffer input
GNDREF	Ground	7	Ground	Voltage reference ground pin
GNDA	Ground	8	Ground	Ground pin for low noise analog circuits and low noise negative ADC reference
VDDA	In / Out	9	Analog	2.8V LDO output and analog circuits power supply input
IN1	Input	10	Analog	Current channel 1, negative input
IP1	Input	11	Analog	Current channel 1, positive input
IN0	Input	12	Analog	Current channel 0 (Tamper), negative input
IP0	Input	13	Analog	Current channel 0 (Tamper), positive input
MOSI	Input	14	Digital	SPI port: master output slave input
SPCK	Input	15	Digital	SPI port: serial clock
ITOUT	Output	16	Digital	Interrupt output line. open drain
VDDIO	Input	17	Power	Power supply input pin for digital I/O and digital core circuits
GNDD	Ground	18	Ground	Ground pin for digital I/O and digital core circuits
MISO	Output	19	Digital	SPI port: master input slave output
NPCS	Input	20	Digital	SPI port: active-low chip select

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

## 3. Application Block Diagram


Figure 3-1: ATSENSE-301(H) Typical Application Block Diagram



Typical 200A (Imax), 3-phase, 4-Wire Smart Meter  
based on Microchip Metrology Solution

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)


Figure 3-2: ATSENSE-201(H) Typical Application Block Diagram



Typical 100A (Imax), Dual-phase Smart Meter  
based on Microchip Metrology Solution

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

Figure 3-3: ATSENSE-101 Typical Application Block Diagram



Typical 100A (Imax), Single-phase with anti-tamper Smart Meter  
based on Microchip Metrology Solution

## 4. Functional Description

### 4.1 Conversion Channels

ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H) devices feature three types of acquisition channels:


- Voltage channels
- Current channels
- Tamper and temperature channels

All these channels are built around the same Sigma-Delta A/D converter. The voltage reference of this converter is the VREF pin voltage referred to ground (GNDA pin). This reference voltage can be internally or externally sourced. The converter sampling rate is MCLK/4, typically 1.024 MHz. An external low-pass filter, typically a passive R-C network, is required at each ADC input to reject frequency images around this sampling frequency (anti-alias).

ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H) analog inputs are designed to sample 0V centered signals. As these inputs have internal ESD protection devices connected to GNDA, the maximum input signal level defined in the electrical characteristics, typically  $\pm 0.25\text{V}$ , must be respected to avoid leakage in these devices.

Refer to [Figure 4-1, "Analog Inputs: Recommended Input Range"](#).

**Figure 4-1: Analog Inputs: Recommended Input Range**



Voltage channels have single-ended inputs referred to the VN pin. The VN pin must be connected to a low noise ground. The user must take care that no voltage drop on the ground net is sampled by the ADC by non-optimum connection of the VN pin.

Current channels and the tamper channel have a programmable gain amplifier (PGA) to accommodate low input signals. The PGA improves the dynamic range of the channel as the input referred noise is reduced when gain increases. The PGA does not introduce any delay or bandwidth limitation on the current channels compared to the voltage channels. The channels (voltage or current) are always sampled synchronously. The input impedance of the PGA depends on the programmed gain.

The tamper channel features an input multiplexer to perform both the neutral current measurement and the die temperature measurement. The tamper channel has a PGA to accommodate low output level current sensors. Programmed gain can be changed when switching from the tamper to the die temperature sensor source.

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

---

## 4.2 Voltage Reference, Die Temperature Measurement and Calibration Registers

### 4.2.1 Voltage Reference

ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H) embed an analog voltage reference with a typical output voltage of 1.144V. The temperature drift of the voltage reference can be approximated by a linear fit. For H grade parts, the temperature drift is measured during manufacturing and stored in the calibration registers (ROM). Two measurements are made: one at a low temperature, TL, and another at a high temperature, TH. At both temperatures TL and TH, VREF voltage and ADC\_TEMP\_OUT (ADC I0 reading of the temperature sensor) parameters are saved. From the data obtained, the user can implement a software compensation of the voltage reference.

### 4.2.2 Die Temperature Sensor

To measure the internal die temperature, ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H) devices embed a dedicated analog die temperature sensor that is multiplexed on the tamper channel (ADC I0). By measuring the die temperature periodically and by using the calibration bits, channel gain drifts over temperature due to the voltage reference can be corrected.

To set the ADC to measure the temperature sensor, the user must set the TEMPMEAS bit in ADC I0 control register and ensure that the channel gain is set to x1 (0dB).

Once the temperature measurement is selected, the ADC starts to output samples corresponding to the temperature sensor. The first four samples account for internal digital filters settling and must be ignored. Then, in order to have a repeatable temperature acquisition, the user must average the ADC output over a minimum of 64 samples. By following this procedure, the temperature acquisition exhibits a standard deviation of less than 0.25°C in repeatability.

To calculate the real die temperature from the ADC acquisition, the following formula applies:

$$T_J(\text{°C}) = ((\text{ADC\_TEMP\_OUT} / 2^{24}) \times 1.144 - 0.110) / 0.00049$$

where ADC\_TEMP\_OUT is the 24-bit output of ADC I0, averaged over 64 samples. Example: If ADC\_TEMP\_OUT = 1777345, the corresponding die temperature is  $T_J = 22.8\text{°C}$ .

Because the temperature sensor is not offset-calibrated, the absolute temperature reading exhibits a large deviation (typically  $\pm 15\text{°C}$ ).

### 4.2.3 Calibration Registers

The registers used in the voltage reference compensation are listed in [Table 4-1](#). The four parameters stored, VREF and ADC\_TEMP\_OUT at TL and TH, are:

- REF\_TL[11:0] and REF\_TH[11:0]
- TEMP\_TL[11:0] and TEMP\_TH[11:0]

The following rule applies to recover the real values of VREF from the 12-bit coded values in the product registers:

- VREF(TL) = 1.120V + REF\_TL[11:0] \* 25μV
- VREF(TH) = 1.120V + REF\_TH[11:0] \* 25μV

**Note:** REF\_TL[11:0] and REF\_TH[11:0] are unsigned 12-bit integers.

The following rule applies to recover the real values of ADC\_TEMP\_OUT from the 12-bit coded values in the product registers:

- ADC\_TEMP\_OUT[23:0](TL) = TEMP\_TL[11:0] << 12
- ADC\_TEMP\_OUT[23:0](TH) = TEMP\_TH[11:0] << 12

**Note:** TEMP\_TL[11:0] and TEMP\_TH[11:0] are signed 12-bit integers.

**Table 4-1: Calibration Register Mapping**

Offset	Register	Name	Access	Reset
0x41	Voltage Reference Value at TL: MSB	REF_TL_11_8	Read-only	0x0
0x42	Voltage Reference Value at TL: LSB	REF_TL_7_0	Read-only	0x00
0x43	Temperature Sensor Value (read by ADC) at TL: MSB	TEMP_TL_11_8	Read-only	0x0
0x44	Temperature Sensor Value (read by ADC) at TL: LSB	TEMP_TL_7_0	Read-only	0x00
0x45	Voltage Reference Value at TH: MSB	REF_TH_11_8	Read-only	0x0

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

---

**Table 4-1: Calibration Register Mapping**

Offset	Register	Name	Access	Reset
0x46	Voltage Reference Value at TH: LSB	REF_TH_7_0	Read-only	0x00
0x47	Temperature Sensor Value (read by ADC) at TH: MSB	TEMP_TH_11_8	Read-only	0x-0
0x48	Temperature Sensor Value (read by ADC) at TH: LSB	TEMP_TH_7_0	Read-only	0x00

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

---

## 4.3 Voltage Reference Value at TL: MSB

**Name:**REF\_TL\_11\_8

**Access:**Read-only

7	6	5	4	3	2	1	0
—	—	—	—	—	REF_TL[11:8]		

REF\_TL[11:8]: 4 MSB of REF\_TL[11:0]

## 4.4 Voltage Reference Value at TL: LSB

**Name:**REF\_TL\_7\_0

**Access:**Read-only

7	6	5	4	3	2	1	0
—	—	—	—	—	REF_TL[7:0]		

REF\_TL[7:0]: 8 LSB of REF\_TL[11:0]

## 4.5 Temperature Sensor Value at TL: MSB

**Name:**TEMP\_TL\_11\_8

**Access:**Read-only

7	6	5	4	3	2	1	0
—	—	—	—	—	TEMP_TL[11:8]		

TEMP\_TL[11:8]: 4 MSB of TEMP\_TL[11:0]

## 4.6 Temperature Sensor Value at TL: LSB

**Name:**TEMP\_TL\_7\_0

**Access:**Read-only

7	6	5	4	3	2	1	0
—	—	—	—	—	TEMP_TL[7:0]		

TEMP\_TL[7:0]: 8 LSB of TEMP\_TL[11:0]

## 4.7 Voltage Reference Value at TH: MSB

**Name:**REF\_TH\_11\_8

**Access:**Read-only

7	6	5	4	3	2	1	0
—	—	—	—	—	REF_TH[11:8]		

REF\_TH[11:8]: 4 MSB of REF\_TH[11:0]

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

---

## 4.8 Voltage Reference Value at TH: LSB

**Name:**REF\_TH\_7\_0

**Access:**Read-only

7	6	5	4	3	2	1	0
REF_TH[7:0]							

REF\_TH[7:0]: 8 LSB of REF\_TH[11:0]

## 4.9 Temperature Sensor Value at TH: MSB

**Name:**TEMP\_TH\_11\_8

**Access:**Read-only

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	TEMP_TH[11:8]

TEMP\_TH[11:8]: 4 MSB of TEMP\_TH[11:0]

## 4.10 Temperature Sensor Value at TH: LSB

**Name:**TEMP\_TH\_7\_0

**Access:**Read-only

7	6	5	4	3	2	1	0
—	—	—	—	—	—	—	TEMP_TH[7:0]

TEMP\_TH[7:0]: 8 LSB of TEMP\_TH[11:0]

## 4.11 Correction Algorithm

For H-grade products, it is possible to compensate the drift of the voltage reference by using the calibration registers described above. The following formula is used to estimate VREF at a given temperature:

$$VREF(ADC\_TEMP\_OUT) = VREF(TL) + \frac{(ADC\_TEMP\_OUT - TEMP\_TL)}{(TEMP\_TH - TEMP\_TL)} \cdot (VREF(TH) - VREF(TL))$$

where:

- VREF(ADC\_TEMP\_OUT): Estimated VREF value when the temperature sensor reading is ADC\_TEMP\_OUT
- VREF(TL): VREF value at temperature TL retrieved from REF\_TL[11:0]
- VREF(TH): VREF value at temperature TH retrieved from REF\_TH[11:0]
- TEMP(TL): ADC\_TEMP\_OUT value at temperature TL retrieved from TEMP\_TL[11:0]
- TEMP(TH): ADC\_TEMP\_OUT value at temperature TH retrieved from TEMP\_TL[11:0]

## 5. SPI Controller

### 5.1 Description

The SPI controller is an interface between

- the serial peripheral interface communication port
- the decimation filter output data in 2's complement format
- the analog functions (ADC, LDO and reference voltage)

The SPI port provides read/write access to internal registers ([Table 4-1 on page 12](#)). This serial port features a burst transmission mode with variable data size that captures up to  $7 \times 32$ -bit ADC output results into one single access.

### 5.2 SPI Serial Port

#### 5.2.1 Description

The SPI interface protocol permits writing to and/or reading registers. Moreover, a burst mode allows the fast acquisition of multiple registers or a write on multiple registers. With this function, the size of the data can easily vary. For example, two adjacent registers can be accessed at the same time by addressing the first register (lowest address value) and extending the quantity of serial clock edges.

The SPI interface is compatible with SPI modes 1 and 2. Data are latched on falling edges of SCLK while they are generated on the rising edges of SCLK. The idle state of SCLK can be either high or low.

#### 5.2.2 Protocol

A transfer occurs when the NPCS signal is low. The incoming stream on MOSI is decoded on SCLK falling edge.

The first received bit indicates the direction of the operation, where 0 indicates a write and 1 a read.

The seven subsequent bits contain the address of the register to read or write.


The following bytes are data which are either emitted on the MISO line in case of a read operation, or decoded on the MOSI line in case of a write operation.

The first data address corresponds to the first decoded address. The address pointer is then incremented each time a new byte is read or written.

The operation ends when NPCS goes high.

If NPCS goes high before the end of a byte transfer, the current byte operation is cancelled. For a read operation, no further data are sent on the MISO line. For a write operation, no data is written into the currently decoded address. All previous byte operations are valid.

**Figure 5-1: MODE 1 Multi-Byte Write Operation**



# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

Figure 5-2: MODE 2 Multi-Byte Write Operation




Figure 5-3: MODE 1 Multi-Byte Read Operation





Figure 5-4: MODE 2 Multi-Byte Read Operation



## 6. Interrupt Controller

The Interrupt Controller generates three interrupts:

- ADC ready interrupt
- Overrun interrupt
- Underrun interrupt

The interrupts can be detected by either polling the Interrupt Status register (ITSR) and/or by configuring the ITOUT output line. Because it is open-drain, this output needs to be pulled-up to VDDIO.

When activated, the ITOUT line goes low when an interrupt event occurs. It goes into Hi-Z state as soon as the interrupt source has been reset.

Refer to “[Output Interrupt Line Control Register](#)” on page 31, “[Interrupt Control Register](#)” on page 32 and “[Interrupt Status Register](#)” on page 32 for more information on the interrupt line configuration.

### 6.1 ADC Ready

The ADC\_RDY interrupt rises at each new conversion frame, thus when an ADC is enabled, it reports that a new set of data is available. It is reset either on the read of at least one ADC register (addresses from ADCI0\_TAG to ADCV3\_7\_0) or on the read of the status register.

As the user may not need all converted values of the ADCs, only the first access to an ADC data is taken into account to reset this interrupt.

### 6.2 Overrun

If ADC data acquisition registers are accessed twice within the same conversion period, the OVRES interrupt rises.

It is reset on the read of the status register.

### 6.3 Underrun

If two synchronous signals occur without any ADC data acquisition, the UNDES interrupt rises.

It is reset on the read of the status register.

## 7. SPI Controller User Interface

**Table 7-1:** Register Mapping

Offset	Register	Name	Access	Reset
0x00 <sup>(2)</sup>	ADCI0 TAG Register	ADCI0_TAG	Read-only	0x01
0x01 (0x00 <sup>(1)</sup> )	ADCI0 Output Bits 23 to 16 Read Register	ADCI0_23_16	Read-only	0x00
0x02 (0x01 <sup>(1)</sup> )	ADCI0 Output Bits 15 to 8 Read Register	ADCI0_15_8	Read-only	0x00
0x03 <sup>(2)</sup>	ADCI0 Output Bits 7 to 0 Read Register	ADCI0_7_0	Read-only	0x00
0x04 <sup>(2)</sup>	ADCI1 TAG Register	ADCI1_TAG	Read-only	0x02
0x05 (0x02 <sup>(1)</sup> )	ADCI1 Output Bits 23 to 16 Read Register	ADCI1_23_16	Read-only	0x00
0x06 (0x03 <sup>(1)</sup> )	ADCI1 Output Bits 15 to 8 Read Register	ADCI1_15_8	Read-only	0x00
0x07 <sup>(2)</sup>	ADCI1 Output Bits 7 to 0 Read Register	ADCI1_7_0	Read-only	0x00
0x08 <sup>(2)</sup>	ADCV1_TAG Register	ADCV1_TAG	Read-only	0x03
0x09 (0x04 <sup>(1)</sup> )	ADCV1 Output Bits 23 to 16 Read Register	ADCV1_23_16	Read-only	0x00
0x0a (0x05 <sup>(1)</sup> )	ADCV1 Output Bits 15 to 8 Read Register	ADCV1_15_8	Read-only	0x00
0x0b <sup>(2)</sup>	ADCV Output Bits 7 to 0 Register	ADCV1_7_0	Read-only	0x00
0x0c <sup>(2)</sup>	ADCI2_TAG Register <sup>(3)</sup>	ADCI2_TAG	Read-only	0x04
0x0d (0x06 <sup>(1)</sup> )	ADCI2 Output Bits 23 to 16 Read Register <sup>(3)</sup>	ADCI2_23_16	Read-only	0x00
0x0e (0x07 <sup>(1)</sup> )	ADCI2 Output Bits 15 to 8 Read Register <sup>(3)</sup>	ADCI2_15_8	Read-only	0x00
0x0f <sup>(2)</sup>	ADCI2 Output Bits 7 to 0 Read Register <sup>(3)</sup>	ADCI2_7_0	Read-only	0x00
0x10 <sup>(2)</sup>	ADCV2_TAG Register <sup>(3)</sup>	ADCV2_TAG	Read-only	0x05
0x11 (0x08 <sup>(1)</sup> )	ADCV2 Output Bits 23 to 16 Read Register <sup>(3)</sup>	ADCV2_23_16	Read-only	0x00
0x12 (0x09 <sup>(1)</sup> )	ADCV2 Output Bits 15 to 8 Read Register <sup>(3)</sup>	ADCV2_15_8	Read-only	0x00
0x13 <sup>(2)</sup>	ADCV2 Output Bits 7 to 0 Read Register <sup>(3)</sup>	ADCV2_7_0	Read-only	0x00
0x14 <sup>(2)</sup>	ADCI3_TAG Register <sup>(3)</sup>	ADCI3_TAG	Read-only	0x06
0x15 (0x0a <sup>(1)</sup> )	ADCI3 Output Bits 23 to 16 Read Register <sup>(3)</sup>	ADCI3_23_16	Read-only	0x00
0x16 (0x0b <sup>(1)</sup> )	ADCI3 Output Bits 15 to 8 Read Register <sup>(3)</sup>	ADCI3_15_8	Read-only	0x00
0x17 <sup>(2)</sup>	ADCI3 Output Bits 7 to 0 Read Register <sup>(3)</sup>	ADCI3_7_0	Read-only	0x00
0x18 <sup>(2)</sup>	ADCV3_TAG Register <sup>(3)</sup>	ADCV3_TAG	Read-only	0x07
0x19 (0x0c <sup>(1)</sup> )	ADCV3 Output Bits 23 to 16 Read Register <sup>(3)</sup>	ADCV3_23_16	Read-only	0x00
0x1a (0x0d <sup>(1)</sup> )	ADCV3 Output Bits 15 to 8 Read Register <sup>(3)</sup>	ADCV3_15_8	Read-only	0x00
0x1b <sup>(2)</sup>	ADCV3 Output Bits 7 to 0 Read Register <sup>(3)</sup>	ADCV3_7_0	Read-only	0x00
0x20	ADCI0 Controls Register	SDI0	Read/Write	0x00
0x21	ADCI1 Controls Register	SDI1	Read/Write	0x00
0x22	ADCV1 Controls Register	SDV1	Read/Write	0x00
0x23	ADCI2 Controls Register <sup>(3)</sup>	SDI2	Read/Write	0x00
0x24	ADCV2 Controls Register <sup>(3)</sup>	SDV2	Read/Write	0x00
0x25	ADCI3 Controls Register <sup>(3)</sup>	SDI3	Read/Write	0x00
0x26	ADCV3 Controls Register <sup>(3)</sup>	SDV3	Read/Write	0x00

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

**Table 7-1: Register Mapping**

Offset	Register	Name	Access	Reset
0x27	Analog Controls Register	ANA_CTRL	Read/Write	0x00
0x28	ATSENSE Configuration Register	ATCFG	Read/Write	0x03
0x29	ATSENSE Status Register	ATSR	Read-only	—
0x2a	Output Interrupt Line Control Register	ITOUTCR	Read/Write	0x04
0x2b	Interrupt Control Register	ITCR	Read/Write	0x00
0x2c	Interrupt Status Register	ITSR	Read-only	0x00
0x2d	Software Reset Register	SOFT_NRESET	Write-only	0x00

**Note** 1: Address value if the MSB mode is activated (see [Section 7.37 "ATSENSE Configuration Register"](#)).

2: This register cannot be read if the MSB mode is activated (see [Section 7.37 "ATSENSE Configuration Register"](#)).

3: Only for ATSENSE-201(H)/ATSENSE-301(H).

## 7.1 ADCI0 TAG Register

**Name:**ADCI0\_TAG

**Access:**Read-only

7	6	5	4	3	2	1	0
—	—	DATA_VALID	TEMPMEAS			TAGI0	

**TAGI0:** TAG of the Anti-tamper ADC Channel

TAGI0 is equal to 1.

**TEMPMEAS:** Temperature Measurement Status

0: The external input of the TAMPER ADC is measured.

1: The temperature sensor input of the TAMPER ADC is measured.

**DATA\_VALID:** I0 Channel Data Validity Status

0: The current data is not valid.

1: The current data is valid.

When the source of the ADCI0 channel switches, the decimation filter needs a few samples to stabilize its response (group delay of the filter). Data acquired while DATA\_VALID is null are not valid.

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.2 ADCI0 Output Bits 23 to 16 Read Register

**Name:**ADCI0\_23\_16

**Access:**Read-only

7	6	5	4	3	2	1	0
ADCI0[23:16]							

**ADCI0\_23\_16:** Bits 23 to 16 of the Anti-tamper ADC Channel

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

## 7.3 ADCI0 Output Bits 15 to 8 Read Register

**Name:**ADCI0\_15\_8

**Access:**Read-only

7	6	5	4	3	2	1	0
ADCI0[15:8]							

### ADCI0\_15\_8: Bits 15 to 8 of the Anti-tamper ADC Channel

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

## 7.4 ADCI0 Output Bits 7 to 0 Read Register

**Name:**ADCI0\_7\_0

**Access:**Read-only

7	6	5	4	3	2	1	0
ADCI0[7:0]							

### ADCI0\_7\_0: Bits 7 to 0 of the Anti-tamper ADC Channel

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.5 ADCI1 TAG Register

**Name:**ADCI1\_TAG

**Access:**Read-only

7	6	5	4	3	2	1	0
TAGI1							

### TAGI1: TAG of the I1 ADC Channel

TAGI1 is equal to 2.

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.6 ADCI1 Output Bits 23 to 16 Read Register

**Name:**ADCI1\_23\_16

**Access:**Read-only

7	6	5	4	3	2	1	0
ADCI1[23:16]							

### ADCI1\_23\_16: Bits 23 to 16 of the I1 ADC Channel

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

---

## 7.7 ADCI1 Output Bits 15 to 8 Read Register

**Name:**ADCI1\_15\_8

**Access:**Read-only

7	6	5	4	3	2	1	0
ADCI1[15:8]							

### ADCI1\_15\_8: Bits 15 to 8 of the I1 ADC Channel

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

## 7.8 ADCI1 Output Bits 7 to 0 Read Register

**Name:**ADCI1\_7\_0

**Access:**Read-only

7	6	5	4	3	2	1	0
ADCI1[7:0]							

### ADCI1\_7\_0: bits 7 to 0 of the I1 ADC channel

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.9 ADCV1 TAG Register

**Name:**ADCV1\_TAG

**Access:**Read-only

7	6	5	4	3	2	1	0
TAGV1							

### TAGV1: TAG of the V1 ADC Channel

TAGV1 is equal to 3.

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.10 ADCV1 Output Bits 23 to 16 Read Register

**Name:**ADCV1\_23\_16

**Access:**Read-only

7	6	5	4	3	2	1	0
ADCV1[23:16]							

### ADCV1\_23\_16: Bits 23 to 16 of the V1 ADC Channel

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

## 7.11 ADCV1 Output Bits 15 to 8 Read Register

**Name:**ADCV1\_15\_8

**Access:**Read-only

7	6	5	4	3	2	1	0
ADCV1[15:8]							

### ADCV1\_15\_8: Bits 15 to 8 of the V1 ADC Channel

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

## 7.12 ADCV1 Output Bits 7 to 0 Read Register

**Name:**ADCV1\_7\_0

**Access:**Read-only

7	6	5	4	3	2	1	0
ADCV1[7:0]							

### ADCV1\_7\_0: Bits 7 to 0 of the V1 ADC Channel

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.13 ADCI2 TAG Register

**Name:**ADCI2\_TAG

**Access:**Read-only

7	6	5	4	3	2	1	0
TAGI2							

### TAGI2: TAG of the I2 ADC Channel

TAGI2 is equal to 4.

This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.14 ADCI2 Output Bits 23 to 16 Read Register

**Name:**ADCI2\_23\_16

**Access:**Read-only

7	6	5	4	3	2	1	0
ADCI2[23:16]							

### ADCI2\_23\_16: Bits 23 to 16 of the I2 ADC Channel

This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

# ATSENSE-101/ATSENSE-201(H)/ATSENSE-301(H)

---

## 7.15 ADCI2 Output Bits 15 to 8 Read Register

**Name:**ADCI2\_15\_8

**Access:**Read-only

7	6	5	4	3	2	1	0
ADCI2[15:8]							

### ADCI2\_15\_8: Bits 15 to 8 of the I2 ADC Channel

This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

## 7.16 ADCI2 Output Bits 7 to 0 Read Register

**Name:**ADCI2\_7\_0

**Access:**Read-only

7	6	5	4	3	2	1	0
ADCI2[7:0]							

### ADCI2\_7\_0: Bits 7 to 0 of the I2 ADC Channel

This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.17 ADCV2 TAG Register

**Name:**ADCV2\_TAG

**Access:**Read-only

7	6	5	4	3	2	1	0
TAGV2							

### TAGV2: TAG of the V2 ADC Channel

TAGV2 is equal to 5.

This register is available only in ATSENSE-201(H)/ATSENSE-301(H).

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.18 ADCV2 Output Bits 23 to 16 Read Register

**Name:**ADCV2\_23\_16

**Access:**Read-only

7	6	5	4	3	2	1	0
ADCV2[23:16]							

### ADCV2\_23\_16: Bits 23 to 16 of the V2 ADC Channel

This register is available only in ATSENSE-201(H)/ATSENSE-301(H).

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

## 7.19 ADCV2 Output Bits 15 to 8 Read Register

**Name:**ADCV2\_15\_8

**Access:**Read-only

7	6	5	4	3	2	1	0
ADCV2[15:8]							

### ADCV2\_15\_8: Bits 15 to 8 of the V2 ADC Channel

This register is available only in ATSENSE-201(H)/ATSENSE-301(H).

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).

## 7.20 ADCV2 Output Bits 7 to 0 Read Register

**Name:**ADCV2\_7\_0

**Access:**Read-only

7	6	5	4	3	2	1	0
ADCV2[7:0]							

### ADCV2\_7\_0: Bits 7 to 0 of the V2 ADC Channel

This register is available only in ATSENSE-201(H)/ATSENSE-301(H).

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.21 ADCI3 TAG Register

**Name:**ADCI3\_TAG

**Access:**Read-only

7	6	5	4	3	2	1	0
TAGI3							

### TAGI3: TAG of the I3 ADC Channel

TAGI3 is equal to 6.

This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

This register is not accessible if the MSB\_MODE bit is enabled (see [Section 7.37 on page 30](#)).

## 7.22 ADCI3 Output Bits 23 to 16 Read Register

**Name:**ADCI3\_23\_16

**Access:**Read-only

7	6	5	4	3	2	1	0
ADCI3[23:16]							

### ADCI3\_23\_16: Bits 23 to 16 of the I3 ADC Channel

This register is available only in ATSENSE-201(H)/ATSENSE-301(H). In ATSENSE-201(H), it should be ignored.

The address value of this register depends on the value of the MSB\_MODE bit (see [Table 7-1 on page 19](#)).