



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





# ST7FOXF1, ST7FOXK1, ST7FOXK2

8-bit MCU with single voltage Flash memory,  
SPI, I<sup>2</sup>C, ADC, timers

## Features

### ■ Memories


- 4 to 8 Kbytes single voltage extended Flash (XFlash) Program memory with Read-Out Protection In-Circuit Programming and In-Application programming (ICP and IAP)  
Endurance: 1K write/erase cycles guaranteed  
Data retention: 20 years at 55 °C
- 384 bytes RAM

### ■ Clock, Reset and Supply Management

- Low voltage supervisor (LVD) for safe power-on/off
- Clock sources: Internal trimmable 8 MHz RC oscillator, auto wakeup internal low power - low frequency oscillator, crystal/ceramic resonator or external clock
- External reset source and watchdog reset
- Five power saving modes: Halt, Active-Halt, Auto Wakeup from Halt, Wait and Slow

### ■ I/O Ports

- Up to 24 multifunctional bidirectional I/Os
- Up to 8 high sink outputs



### ■ 6 timers

- Configurable watchdog timer
- Dual 8-bit Lite timers with prescaler, 1 real time base and 1 input capture
- Dual 12-bit Auto-reload timers with 4 PWM outputs, input capture, output compare, dead-time generation and enhanced one pulse mode functions
- One 16-bit timer

### ■ Communication interfaces:

- I<sup>2</sup>C multimaster interface
- SPI synchronous serial interface

### ■ A/D converter: up to 10 input channels

### ■ Interrupt management

- 13 interrupt vectors plus TRAP and RESET

### ■ Instruction set

- 8-bit data manipulation
- 63 basic instructions with illegal opcode detection
- 17 main addressing modes
- 8 x 8 unsigned multiply instructions

### ■ Development tools

- Full HW/SW development package
- DM (Debug Module)

# Contents

- 1 Description . . . . . 13**
- 2 Pin description . . . . . 15**
- 3 Register and memory mapping . . . . . 20**
- 4 Flash programmable memory . . . . . 24**
  - 4.1 Introduction . . . . . 24
  - 4.2 Main features . . . . . 24
  - 4.3 Programming modes . . . . . 24
    - 4.3.1 In-Circuit Programming (ICP) . . . . . 24
    - 4.3.2 In Application Programming (IAP) . . . . . 25
  - 4.4 ICC interface . . . . . 25
  - 4.5 Memory protection . . . . . 27
    - 4.5.1 Read-out protection . . . . . 27
    - 4.5.2 Flash write/erase protection . . . . . 27
  - 4.6 Related documentation . . . . . 27
  - 4.7 Description of Flash Control/Status register (FCSR) . . . . . 28
- 5 Central processing unit . . . . . 29**
  - 5.1 Introduction . . . . . 29
  - 5.2 Main features . . . . . 29
  - 5.3 CPU registers . . . . . 29
    - 5.3.1 Accumulator (A) . . . . . 30
    - 5.3.2 Index registers (X and Y) . . . . . 30
    - 5.3.3 Program Counter (PC) . . . . . 30
    - 5.3.4 Condition Code register (CC) . . . . . 30
    - 5.3.5 Stack Pointer (SP) . . . . . 32
- 6 Supply, reset and clock management . . . . . 34**
  - 6.1 RC oscillator adjustment . . . . . 34
    - 6.1.1 Internal RC oscillator . . . . . 34
    - 6.1.2 Customized RC calibration . . . . . 35
    - 6.1.3 Auto wakeup RC oscillator . . . . . 36

6.2	Multi-oscillator (MO) . . . . .	38
6.2.1	External clock source . . . . .	39
6.2.2	Crystal/ceramic oscillators . . . . .	39
6.2.3	Internal RC oscillator . . . . .	39
6.3	Reset sequence manager (RSM) . . . . .	40
6.3.1	Introduction . . . . .	40
6.3.2	Asynchronous external RESET pin . . . . .	42
6.3.3	External power-on reset . . . . .	42
6.3.4	Internal Low Voltage Detector (LVD) reset . . . . .	42
6.3.5	Internal watchdog reset . . . . .	43
6.4	System Integrity management (SI) . . . . .	44
6.4.1	Low Voltage Detector (LVD) . . . . .	44
6.5	Register description . . . . .	46
6.5.1	RC calibration control/status register (RCC_CSR) . . . . .	46
6.5.2	Main Clock Control/Status Register (MCCSR) . . . . .	46
6.5.3	RC Control Register High (RCCRH) . . . . .	47
6.5.4	RC Control Register Low (RCCRL) . . . . .	48
6.5.5	Prescaler register (PSCR) . . . . .	49
6.5.6	Clock controller control/status register (CKCNTCSR) . . . . .	49
<b>7</b>	<b>Interrupts . . . . .</b>	<b>51</b>
7.1	Introduction . . . . .	51
7.2	Masking and processing flow . . . . .	51
7.2.1	Servicing pending interrupts . . . . .	53
7.2.2	Interrupt vector sources . . . . .	53
7.3	Interrupts and low power modes . . . . .	54
7.4	Concurrent and nested management . . . . .	55
7.5	Description of interrupt registers . . . . .	56
7.5.1	CPU CC register interrupt bits . . . . .	56
7.5.2	Interrupt software priority registers (ISPRx) . . . . .	56
7.5.3	External Interrupt Control register (EICR) . . . . .	60
<b>8</b>	<b>Power saving modes . . . . .</b>	<b>61</b>
8.1	Introduction . . . . .	61
8.2	Slow mode . . . . .	62
8.3	Wait mode . . . . .	62

8.4	Active-halt and halt modes	63
8.4.1	Active-halt mode	64
8.4.2	Halt mode	65
8.5	Auto-wakeup from Halt mode	67
8.5.1	Register description	70
8.5.2	AWUFH Control/Status Register (AWUCSR)	70
8.5.3	AWUFH prescaler register (AWUPR)	71
<b>9</b>	<b>I/O ports</b>	<b>72</b>
9.1	Introduction	72
9.2	Functional description	72
9.2.1	Input modes	72
9.2.2	Output modes	73
9.2.3	Alternate functions	74
9.2.4	Analog alternate function	76
9.3	I/O port implementation	76
9.4	Unused I/O pins	76
9.5	Low power modes	76
9.6	Interrupts	77
9.7	Device-specific I/O port configuration	77
9.7.1	Standard ports	77
9.7.2	Other ports	77
<b>10</b>	<b>On-chip peripherals</b>	<b>79</b>
10.1	Watchdog timer (WDG)	79
10.1.1	Introduction	79
10.1.2	Main features	79
10.1.3	Functional description	79
10.1.4	Hardware watchdog option	80
10.1.5	Interrupts	80
10.1.6	Register description	81
10.2	Dual 12-bit autoreload timer	82
10.2.1	Introduction	82
10.2.2	Main features	82
10.2.3	Functional description	84
10.2.4	Low power modes	97

10.2.5	Interrupts	97
10.2.6	Register description	98
10.3	Lite timer 2 (LT2)	110
10.3.1	Introduction	110
10.3.2	Main features	110
10.3.3	Functional description	111
10.3.4	Low power modes	113
10.3.5	Interrupts	114
10.3.6	Register description	114
10.4	16-bit timer	117
10.4.1	Introduction	117
10.4.2	Main features	117
10.4.3	Functional description	117
10.4.4	Low power modes	131
10.4.5	Interrupts	132
10.4.6	Summary of 16-bit timer modes	132
10.4.7	16-bit timer registers	133
10.4.8	16-bit timer register map and reset values	139
10.5	I <sup>2</sup> C bus interface (I <sup>2</sup> C)	141
10.5.1	Introduction	141
10.5.2	Main features	141
10.5.3	General description	141
10.5.4	Functional description	144
	Slave mode	144
	Master mode	146
10.5.5	Low power modes	149
10.5.6	Interrupts	149
10.5.7	Register description	150
10.6	Serial peripheral interface (SPI)	158
10.6.1	Introduction	158
10.6.2	Main Features	158
10.6.3	General description	158
10.6.4	Functional description	159
10.6.5	Clock phase and clock polarity	163
10.6.6	Error flags	164
10.6.7	Low power modes	167
10.6.8	Interrupts	167

10.6.9	Register description	168
10.7	10-bit A/D converter (ADC)	173
10.7.1	Introduction	173
10.7.2	Main features	173
10.7.3	Functional description	173
10.7.4	Low power modes	175
10.7.5	Interrupts	175
10.7.6	Register description	176
<b>11</b>	<b>Instruction set</b>	<b>178</b>
11.1	ST7 addressing modes	178
11.1.1	Inherent mode	179
11.1.2	Immediate mode	180
11.1.3	Direct modes	180
11.1.4	Indexed modes (No Offset, Short, Long)	180
11.1.5	Indirect modes (short, long)	181
11.1.6	Indirect indexed modes (short, long)	181
11.1.7	Relative modes (direct, indirect)	182
11.2	Instruction groups	183
11.2.1	Illegal opcode reset	184
<b>12</b>	<b>Electrical characteristics</b>	<b>187</b>
12.1	Parameter conditions	187
12.1.1	Minimum and maximum values	187
12.1.2	Typical values	187
12.1.3	Typical curves	187
12.1.4	Loading capacitor	187
12.1.5	Pin input voltage	187
12.2	Absolute maximum ratings	188
12.3	Operating conditions	190
12.3.1	General operating conditions	190
12.3.2	Operating conditions with Low Voltage Detector (LVD)	190
12.3.3	Internal RC oscillator	191
12.4	Supply current characteristics	192
12.4.1	Supply current	192
12.4.2	On-chip peripherals	193

12.5	Communication interface characteristics	194
12.5.1	I <sup>2</sup> C interface	194
12.5.2	SPI interface	195
12.6	Clock and timing characteristics	197
12.6.1	Auto wakeup from Halt oscillator (AWU)	198
12.6.2	Crystal and ceramic resonator oscillators	199
12.7	Memory characteristics	200
12.8	EMC (electromagnetic compatibility) characteristics	201
12.8.1	Functional EMS (electromagnetic susceptibility)	201
12.8.2	EMI (Electromagnetic interference)	202
12.8.3	Absolute maximum ratings (electrical sensitivity)	203
12.9	I/O port pin characteristics	204
12.9.1	General characteristics	204
12.9.2	Output driving current	205
12.10	Control pin characteristics	206
12.10.1	Asynchronous RESET pin	206
12.11	10-bit ADC characteristics	209
<b>13</b>	<b>Device configuration and ordering information</b>	<b>211</b>
13.1	Option bytes	211
13.1.1	Option byte 1	211
13.1.2	Option byte 0	212
13.2	Device ordering information	214
	ST7FOX failure analysis service	214
13.3	Development tools	215
13.3.1	Starter kits	215
13.3.2	Development and debugging tools	215
13.3.3	Programming tools	215
13.3.4	Order codes for development and programming tools	215
13.4	ST7 application notes	216
<b>14</b>	<b>Package mechanical data</b>	<b>220</b>
14.1	Thermal characteristics	224
<b>15</b>	<b>Revision history</b>	<b>225</b>



## List of tables

Table 1.	Device summary . . . . .	13
Table 2.	Device pin description (32-pin packages) . . . . .	16
Table 3.	Device pin description (20-pin package) . . . . .	19
Table 4.	Hardware register map . . . . .	21
Table 5.	Flash register mapping and reset values . . . . .	28
Table 6.	Interrupt software priority truth table . . . . .	32
Table 7.	Predefined RC oscillator calibration values . . . . .	34
Table 8.	ST7 clock sources . . . . .	39
Table 9.	CPU clock delay during Reset sequence . . . . .	41
Table 10.	Reset source selection . . . . .	48
Table 11.	Internal RC prescaler selection bits . . . . .	49
Table 12.	Clock register mapping and reset values . . . . .	50
Table 13.	Interrupt software priority levels . . . . .	52
Table 14.	Setting the interrupt software priority . . . . .	56
Table 15.	Interrupt vector vs ISPRx bits . . . . .	57
Table 16.	Dedicated interrupt instruction set . . . . .	57
Table 17.	ST7FOXF1/ST7FOXK1 Interrupt mapping . . . . .	58
Table 18.	ST7FOXK2 interrupt mapping . . . . .	59
Table 19.	Interrupt sensitivity bits . . . . .	60
Table 20.	Enabling/disabling active-halt and halt modes . . . . .	63
Table 21.	Configuring the dividing factor . . . . .	71
Table 22.	AWU register mapping and reset values . . . . .	71
Table 23.	DR Value and output pin status . . . . .	73
Table 24.	I/O port mode options . . . . .	75
Table 25.	ST7FOXF1/ST7FOXK1/ST7FOXK2 I/O port configuration . . . . .	75
Table 26.	Effect of low power modes on I/O ports . . . . .	76
Table 27.	Description of interrupt events . . . . .	77
Table 28.	PA5:0, PB7:0, PC7:4 and PC2:0 pins . . . . .	77
Table 29.	PA7:6 pins . . . . .	77
Table 30.	PC3 pin . . . . .	78
Table 31.	Port configuration . . . . .	78
Table 32.	I/O port register mapping and reset values . . . . .	78
Table 33.	Watchdog timing . . . . .	80
Table 34.	Watchdog timer register mapping and reset values . . . . .	81
Table 35.	Effect of low power modes on autoreload timer . . . . .	97
Table 36.	Description of interrupt events . . . . .	97
Table 37.	Counter clock selection . . . . .	98
Table 38.	Register mapping and reset values . . . . .	108
Table 39.	Effect of low power modes on Lite timer 2 . . . . .	113
Table 40.	Description of interrupt events . . . . .	114
Table 41.	Lite Timer register mapping and reset values . . . . .	116
Table 42.	Effect of low power modes on 16-bit timer . . . . .	131
Table 43.	16-bit timer interrupt control/wakeup capability . . . . .	132
Table 44.	Summary of 16-bit timer modes . . . . .	132
Table 45.	16-bit timer register map and reset values . . . . .	139
Table 46.	Effect of low power modes on the I <sup>2</sup> C interface . . . . .	149
Table 47.	Description of interrupt events . . . . .	149
Table 48.	Configuration of I <sup>2</sup> C delay times . . . . .	156

Table 49.	I <sup>2</sup> C register mapping and reset values . . . . .	157
Table 50.	Low power mode descriptions . . . . .	167
Table 51.	Interrupt events . . . . .	167
Table 52.	SPI Master mode SCK Frequency . . . . .	169
Table 53.	SPI Register Map and Reset Values . . . . .	172
Table 54.	Effect of low power modes on the A/D converter . . . . .	175
Table 55.	Channel selection using CH[3:0] . . . . .	176
Table 56.	Configuring the ADC clock speed . . . . .	177
Table 57.	ADC register mapping and reset values . . . . .	177
Table 58.	Description of addressing modes . . . . .	178
Table 59.	ST7 addressing mode overview . . . . .	178
Table 60.	Instructions supporting inherent addressing mode . . . . .	179
Table 61.	Instructions supporting inherent immediate addressing mode . . . . .	180
Table 62.	Instructions supporting direct, indexed, indirect and indirect indexed addressing modes . . . . .	181
Table 63.	Instructions supporting relative modes . . . . .	182
Table 64.	ST7 instruction set . . . . .	183
Table 65.	Illegal opcode detection . . . . .	184
Table 66.	Voltage characteristics . . . . .	188
Table 67.	Current characteristics . . . . .	189
Table 68.	Thermal characteristics . . . . .	189
Table 69.	General operating conditions . . . . .	190
Table 70.	Operating characteristics with LVD . . . . .	190
Table 71.	Internal RC oscillator characteristics (5.0 V calibration) . . . . .	191
Table 72.	Supply current characteristics . . . . .	192
Table 73.	On-chip peripheral characteristics . . . . .	193
Table 74.	I <sup>2</sup> C interface characteristics . . . . .	194
Table 75.	SCL frequency (multimaster I <sup>2</sup> C interface) . . . . .	194
Table 76.	SPI interface characteristics . . . . .	195
Table 77.	General timings . . . . .	197
Table 78.	External clock source characteristics . . . . .	198
Table 79.	AWU from Halt characteristics . . . . .	198
Table 80.	Crystal/ceramic resonator oscillator characteristics . . . . .	199
Table 81.	RAM and hardware registers characteristics . . . . .	200
Table 82.	Flash program memory characteristics . . . . .	200
Table 83.	EMS test results . . . . .	201
Table 84.	EMI emissions . . . . .	202
Table 85.	ESD absolute maximum ratings . . . . .	203
Table 86.	Electrical sensitivities . . . . .	203
Table 87.	General characteristics . . . . .	204
Table 88.	Output driving current characteristics . . . . .	205
Table 89.	Asynchronous RESET pin characteristics . . . . .	206
Table 90.	ADC characteristics . . . . .	209
Table 91.	ADC accuracy with VDD = 4.5 to 5.5 V . . . . .	210
Table 92.	Startup clock selection . . . . .	211
Table 93.	Selection of the resonator oscillator range . . . . .	212
Table 94.	Configuration of sector size . . . . .	212
Table 95.	Development tool order codes . . . . .	216
Table 96.	ST7 application notes . . . . .	216
Table 97.	20-pin plastic small outline package, 300-mil width, mechanical data . . . . .	220
Table 98.	20-pin plastic dual in-line package, 300-mil width, mechanical data . . . . .	221
Table 99.	32-pin plastic dual in-line package, shrink 400-mil width, mechanical data . . . . .	222
Table 100.	32-pin low profile quad flat package (7x7), package mechanical data . . . . .	223

Table 101. Thermal characteristics..... 224  
Table 102. Document revision history ..... 225

## List of figures

Figure 1.	General block diagram	14
Figure 2.	32-pin SDIP package pinout	15
Figure 3.	32-pin LQFP 7x7 package pinout	15
Figure 4.	20-pin SO and DIP package pinout	18
Figure 5.	ST7FOX1/ST7FOXK1/ST7FOXK2 memory map	20
Figure 6.	Typical ICC Interface	26
Figure 7.	CPU registers	29
Figure 8.	Stack manipulation example	33
Figure 9.	RCCRH_USER and RCCRL_USER programming flowchart	35
Figure 10.	RC user calibration programming cycle	36
Figure 11.	Clock switching	37
Figure 12.	Clock management block diagram	38
Figure 13.	Reset sequence phases	41
Figure 14.	Reset block diagram	42
Figure 15.	Reset sequences	43
Figure 16.	Low voltage detector vs reset	45
Figure 17.	Reset and supply management block diagram	45
Figure 18.	Interrupt processing flowchart	52
Figure 19.	Priority decision process	53
Figure 20.	Concurrent interrupt management	55
Figure 21.	Nested interrupt management	55
Figure 22.	Power saving mode transitions	61
Figure 23.	Slow mode clock transition	62
Figure 24.	Wait mode flowchart	63
Figure 25.	Active-halt timing overview	64
Figure 26.	Active-halt mode flowchart	65
Figure 27.	Halt timing overview	66
Figure 28.	Halt mode flowchart	66
Figure 29.	AWUFH mode block diagram	67
Figure 30.	AWUF halt timing diagram	68
Figure 31.	AWUFH mode flowchart	69
Figure 32.	I/O port general block diagram	74
Figure 33.	Interrupt I/O port state transitions	76
Figure 34.	Watchdog block diagram	79
Figure 35.	Single timer mode (ENCNTR2=0)	83
Figure 36.	Dual timer mode (ENCNTR2=1)	83
Figure 37.	PWM polarity inversion	85
Figure 38.	PWM function	85
Figure 39.	PWM signal from 0% to 100% duty cycle	86
Figure 40.	Dead time generation	87
Figure 41.	ST7FOX1/ST7FOXK1 Block diagram of break function	88
Figure 42.	ST7FOXK2 Block diagram of break function	89
Figure 43.	Block diagram of output compare mode (single timer)	90
Figure 44.	Block diagram of input capture mode	90
Figure 45.	Input capture timing diagram	91
Figure 46.	Long range input capture block diagram	91
Figure 47.	Long range input capture timing diagram	93
Figure 48.	Block diagram of one pulse mode	95

Figure 49.	One pulse mode and PWM timing diagram . . . . .	95
Figure 50.	Dynamic DCR2/3 update in one pulse mode . . . . .	96
Figure 51.	Force overflow timing diagram . . . . .	97
Figure 52.	Lite timer 2 block diagram . . . . .	111
Figure 53.	Input Capture timing diagram . . . . .	112
Figure 54.	Watchdog timing diagram . . . . .	113
Figure 55.	Timer block diagram . . . . .	119
Figure 56.	16-bit read sequence . . . . .	120
Figure 57.	Counter timing diagram, internal clock divided by 2 . . . . .	121
Figure 58.	Counter timing diagram, internal clock divided by 4 . . . . .	121
Figure 59.	Counter timing diagram, internal clock divided by 8 . . . . .	121
Figure 60.	Input capture block diagram . . . . .	123
Figure 61.	Input capture timing diagram . . . . .	123
Figure 62.	Output compare block diagram . . . . .	126
Figure 63.	Output compare timing diagram, $f_{\text{TIMER}} = f_{\text{CPU}}/2$ . . . . .	126
Figure 64.	Output compare timing diagram, $f_{\text{TIMER}} = f_{\text{CPU}}/4$ . . . . .	127
Figure 65.	One pulse mode sequence . . . . .	128
Figure 66.	One pulse mode timing example . . . . .	129
Figure 67.	Pulse width modulation mode timing example . . . . .	129
Figure 68.	Pulse width modulation cycle . . . . .	130
Figure 69.	I <sup>2</sup> C bus protocol . . . . .	142
Figure 70.	I <sup>2</sup> C interface block diagram . . . . .	143
Figure 71.	Transfer sequencing . . . . .	148
Figure 72.	Event flags and interrupt generation . . . . .	149
Figure 73.	Serial peripheral interface block diagram . . . . .	159
Figure 74.	Single master/ single slave application . . . . .	160
Figure 75.	Generic SS timing diagram . . . . .	161
Figure 76.	Hardware/software slave select management . . . . .	161
Figure 77.	Data clock timing diagram . . . . .	164
Figure 78.	Clearing the WCOL bit (write collision flag) software sequence . . . . .	166
Figure 79.	Single master / multiple slave configuration . . . . .	167
Figure 80.	ADC block diagram . . . . .	174
Figure 81.	Pin loading conditions . . . . .	187
Figure 82.	Pin input voltage . . . . .	188
Figure 83.	SPI slave timing diagram with CPHA=0 . . . . .	196
Figure 84.	SPI slave timing diagram with CPHA=1 . . . . .	196
Figure 85.	SPI master timing diagram . . . . .	197
Figure 86.	Typical application with an external clock source . . . . .	198
Figure 87.	Typical application with a crystal or ceramic resonator . . . . .	199
Figure 88.	Two typical applications with unused I/O pin . . . . .	204
Figure 89.	RESET pin protection when LVD is enabled . . . . .	207
Figure 90.	RESET pin protection when LVD is disabled . . . . .	208
Figure 91.	Typical application with ADC . . . . .	209
Figure 92.	ADC accuracy characteristics . . . . .	210
Figure 93.	ST7FOXF1/ST7FOXK1/ST7FOXK2 ordering information scheme . . . . .	214
Figure 94.	20-pin plastic small outline package, 300-mil width, package outline . . . . .	220
Figure 95.	20-pin plastic dual in-line package, 300-mil width, package outline . . . . .	221
Figure 96.	32-pin plastic dual in-line package, shrink 400-mil width, package outline . . . . .	222
Figure 97.	32-pin low profile quad flat package (7x7), package outline . . . . .	223

# 1 Description

The ST7FOX is a member of the ST7 microcontroller family. All ST7 devices are based on a common industry-standard 8-bit core, featuring an enhanced instruction set.

The device is positioned at the entry level of the 8-bit microcontroller range providing an attractive cost while at the same time embedding the most advanced features.

The ST7FOX features Flash memory with byte-by-byte In-Circuit Programming (ICP) and In-Application Programming (IAP) capability.

Under software control, the ST7FOX device can be placed in Wait, Slow, or Halt mode, reducing power consumption when the application is in idle or standby state.


The enhanced instruction set and addressing modes of the ST7 offer both power and flexibility to software developers, enabling the design of highly efficient and compact application code. In addition to standard 8-bit data management, all ST7 microcontrollers feature true bit manipulation, 8x8 unsigned multiplication and indirect addressing modes.

The ST7FOX features an on-chip Debug Module (DM) to support In-Circuit Debugging (ICD). For a description of the DM registers, refer to the ST7 ICC Protocol Reference Manual.

**Table 1. Device summary**

Features	ST7FOX1 / ST7FOXK1	ST7FOXK2
Program memory - bytes	4K	8K
RAM (stack) - bytes	384 (128)	
Timers	Dual 8-bit timer, dual 12-bit AT (4 PWM)	Dual 8-bit timer, dual 12-bit AT (4 PWM), 1 x 16-bit timer
ADC	1 x 10-bit	
Peripherals	I <sup>2</sup> C	I <sup>2</sup> C and SPI
Packages	DIP20, SO20, LQFP32, SDIP32	LQFP32, SDIP32

Figure 1. General block diagram



## 2 Pin description

Figure 2. 32-pin SDIP package pinout





Figure 3. 32-pin LQFP 7x7 package pinout





Legend / Abbreviations for [Table 2](#):

Type: I = input, O = output, S = supply

In/Output level:  $C_T$  = CMOS  $0.3V_{DD}/0.7V_{DD}$  with input trigger

Output level: HS = 20 mA high sink (on N-buffer only)

Port and control configuration:

- Input: float = floating, wpu = weak pull-up, int = interrupt, ana = analog
- Output: OD = open drain, PP = push-pull

The RESET configuration of each pin is shown in bold which is valid as long as the device is in reset state.

**Table 2. Device pin description (32-pin packages)**

Pin number		Pin name	Type	Level		Port/control						Main function (after reset)	Alternate function
LQFP32	SDIP32			Input	Output	Input				Output			
						float	wpu	int	ana	OD <sup>(1)</sup>	PP		
1	5	PA3(HS)/ATPWM1	I/O	$C_T$	HS	<b>x</b>	ei0			x	x	<b>Port A3 (HS)</b>	ATPWM1
2	6	PA4(HS)/ATPWM2/MCO	I/O	$C_T$	HS	<b>x</b>				x	x	<b>Port A4 (HS)</b>	ATPWM2/MCO
3	7	PA5 (HS)ATPWM3	I/O	$C_T$	HS	<b>x</b>				x	x	<b>Port A5 (HS)</b>	ATPWM3
4	8	PA6(HS)/I2CDATA/SCK <sup>(2)</sup>	I/O	$C_T$	HS	<b>x</b>		ei0		T		<b>Port A6 (HS)</b>	I2CDATA/SPI serial clock
5	9	PA7(HS)/I2CCLK/ $\overline{SS}$ <sup>(2)</sup>	I/O	$C_T$	HS	<b>x</b>					T		<b>Port A7 (HS)</b>
6	10	RESET								<b>x</b>		Reset	
8	12	$V_{DD}$ <sup>(3)</sup>	S									Digital Supply Voltage	
9	13	$V_{SS}$ <sup>(3)</sup>	S									Digital Ground Voltage	
10	14	OSC1/CLKIN	I									Resonator oscillator inverter input or External clock input	
11	15	OSC2	O									Resonator oscillator output	
12	16	$V_{SSA}$ <sup>(3)</sup>	S									Analog Ground Voltage	
13	17	$V_{DDA}$ <sup>(3)</sup>	S									Analog Supply Voltage	

Table 2. Device pin description (32-pin packages) (continued)


Pin number		Pin name	Type	Level		Port/control						Main function (after reset)	Alternate function	
LQFP32	SDIP32			Input	Output	Input				Output				
						float	wpu	int	ana	OD <sup>(1)</sup>	PP			
14	18	PB0/AIN0	I/O	C <sub>T</sub>		x				x	x	x	Port B0	AIN0
15	19	PB1/AIN1/CLKIN	I/O	C <sub>T</sub>		x				x	x	x	Port B1	AIN1/External clock source
16	20	PB2/AIN2	I/O	C <sub>T</sub>		x				x	x	x	Port B2	AIN2
17	21	PB3/AIN3/MOSI <sup>(2)</sup>	I/O	C <sub>T</sub>		x				x	x	x	Port B3	AIN3/SPI Master out /Slave in data
18	22	PB4/AIN4/MISO <sup>(2)</sup>	I/O	C <sub>T</sub>		x				x	x	x	Port B4	AIN4/SPI Master in/Slave out data
19	23	PB5/AIN5/EXTCLK_A <sup>(2)</sup>	I/O	C <sub>T</sub>		x				x	x	x	Port B5	AIN5/Timer A input clock
20	24	PB6/AIN6/SCK <sup>(2)</sup>	I/O	C <sub>T</sub>		x				x	x	x	Port B6	AIN6/SPI serial clock
21	25	PB7/AIN7/ $\overline{SS}$ <sup>(2)</sup> /OCMP2_A <sup>(2)</sup>	I/O	C <sub>T</sub>		x				x	x	x	Port B7	AIN7/SPI slave select (active low)/Timer A Output Compare 2
22	26	PC0/AIN8/ICAP1_A <sup>(2)</sup>	I/O	C <sub>T</sub>		x				x	x	x	Port C0	AIN8/Timer A Input Capture 1
23	27	PC1/AIN9/ICAP2_A <sup>(2)</sup>	I/O	C <sub>T</sub>		x				x	x	x	Port C1	AIN9/Timer A Input Capture 2
24	28	PC2/ICCDATA	I/O	C <sub>T</sub>		x					x	x	Port C2	ICCDATA
25	29	PC3/ICCCLK	I/O	C <sub>T</sub>		x	x				x	x	Port C3	ICCCLK
26	30	PC4/LTIC	I/O	C <sub>T</sub>		x					x	x	Port C4	LTIC
27	31	PC5/BREAK2 <sup>(4)</sup>	I/O	C <sub>T</sub>		x					x	x	Port C5	BREAK2
28	32	PC6	I/O	C <sub>T</sub>		x					x	x	Port C6	
29	1	PC7/BREAK1	I/O	C <sub>T</sub>		x					x	x	Port C7	BREAK1

**Table 2. Device pin description (32-pin packages) (continued)**

Pin number		Pin name	Type	Level		Port/control						Main function (after reset)	Alternate function	
LQFP32	SDIP32			Input	Output	Input				Output				
						float	wpu	int	ana	OD <sup>(1)</sup>	PP			
30	2	PA0 (HS) <sup>(5)</sup> /OCMP1_A <sup>(2)</sup>	I/O	C <sub>T</sub>	HS <sup>(5)</sup>	x					x	x	Port A0 (HS) <sup>(5)</sup> / Timer A Output Compare 1	
31	3	PA1 (HS)/ATIC	I/O	C <sub>T</sub>	HS	x	ei0				x	x	Port A1 (HS)	ATIC
32	4	PA2 (HS)/ATPWM0	I/O	C <sub>T</sub>	HS	x					x	x	Port A2 (HS)	ATPWM0

1. In the open-drain output column, T defines a true open-drain I/O (P-Buffer and protection diode to V<sub>DD</sub> are not implemented).
2. Available on ST7FOXK2 only.
3. It is mandatory to connect all available V<sub>DD</sub> and V<sub>DDA</sub> pins to the supply voltage and all V<sub>SS</sub> and V<sub>SSA</sub> pins to ground.
4. BREAK2 available on ST7FOXK2 only
5. Available on ST7FOXK1 only.

**Figure 4. 20-pin SO and DIP package pinout**



Legend / Abbreviations for **Table 3**: Type: I = input, O = output, S = supply

In/Output level: C<sub>T</sub>= CMOS 0.3V<sub>DD</sub>/0.7V<sub>DD</sub> with input trigger

Output level: HS = 20mA high sink (on N-buffer only)

Port and control configuration:

- Input: float = floating, wpu = weak pull-up, int = interrupt, ana = analog
- Output: OD = open drain, PP = push-pull

**Note:** The **RESET** configuration of each pin is shown in bold which is valid as long as the device is in reset state.

Table 3. Device pin description (20-pin package)

Pin Number	Pin Name	Type	Level		Port / Control						Main function (after reset)	Alternate function	
			Input	Output	Input				Output <sup>(1)</sup>				
					float	wpu	int	ana	OD	PP			
1	PC6	I/O	C <sub>T</sub>		x	ei2				x	x	Port C6	
2	PA1 (HS)/ATIC	I/O	C <sub>T</sub>	HS	x	ei0				x	x	Port A1 (HS)	ATIC
3	PA2 (HS)/ATPWM0	I/O	C <sub>T</sub>	HS	x					x	x	Port A2 (HS)	ATPWM0
4	PA3 (HS)/ATPWM1	I/O	C <sub>T</sub>	HS	x					x	x	Port A3 (HS)	ATPWM1
5	PA4 (HS)/ATPWM2/MCO	I/O	C <sub>T</sub>	HS	x					x	x	Port A4 (HS)	ATPWM2/MCO
6	PA5 (HS)/ATPWM3	I/O	C <sub>T</sub>	HS	x					x	x	Port A5 (HS)	ATPWM3
7	PA6 (HS)/I2CDATA	I/O	C <sub>T</sub>	HS	x						T	Port A6 (HS)	I2CDATA
8	PA7 (HS)/ I2CCLK	I/O	C <sub>T</sub>	HS	x						T	Port A7 (HS)	I2CCLK
9	RESET									x		x	
10	V <sub>SS</sub> <sup>(3)</sup>	S								Digital Ground Voltage			
11	V <sub>DD</sub> <sup>(2)</sup>	S								Digital Supply Voltage			
12	PB0/AIN0	I/O	C <sub>T</sub>		x	ei1				x	x	Port B0	AIN0
13	PB1/AIN1/CLKIN	I/O	C <sub>T</sub>		x					x	x	Port B1	AIN1/External clock source
14	PB2/AIN2	I/O	C <sub>T</sub>		x					x	x	Port B2	AIN2
15	PB3/AIN3	I/O	C <sub>T</sub>		x					x	x	Port B3	AIN3
16	PB4/AIN4	I/O	C <sub>T</sub>		x					x	x	Port B4	AIN4
17	PB5/AIN5	I/O	C <sub>T</sub>		x					x	x	Port B5	AIN5
18	PC2/ICCDATA	I/O	C <sub>T</sub>		x	ei2				x	x	Port C2	ICCDATA
19	PC3/ICCCLK	I/O	C <sub>T</sub>		x			x	x	Port C3	ICCCLK		
20	PC4/LTIC	I/O	C <sub>T</sub>		x	ei2				x	x	Port C4	LTIC

1. In the open-drain output column, T defines a true open-drain I/O (P-Buffer and protection diode to V<sub>DD</sub> not implemented).
2. It is mandatory to connect all available V<sub>DD</sub> and V<sub>DDA</sub> pins to the supply voltage and all V<sub>SS</sub> and V<sub>SSA</sub> pins to ground.

### 3 Register and memory mapping

As shown in [Figure 5](#), the MCU is capable of addressing 64 Kbytes of memories and I/O registers.

The available memory locations consist of 128 bytes of register locations, 384 bytes of RAM and 4 to 8 Kbytes of Flash program memory. The RAM space includes up to 128 bytes for the stack from 180h to 1FFh.

The highest address bytes contain the user reset and interrupt vectors.

The Flash memory contains two sectors (see [Figure 5](#)) mapped in the upper part of the ST7 addressing space so the reset and interrupt vectors are located in Sector 0 (FFE0h-FFFFh).

The size of Flash Sector 0 and other device options are configurable by option bytes (refer to [Section 13.1 on page 211](#)).

**Caution:** Memory locations marked as “Reserved” must never be accessed. Accessing a reserved area can have unpredictable effects on the device.

**Figure 5. ST7FOX1/ST7FOXK1/ST7FOXK2 memory map**




Table 4. Hardware register map<sup>(1)</sup>

Address	Block	Register label	Register name	Reset status	Remarks
0000h 0001h 0002h	Port A	PADR	Port A Data register	00h	R/W
		PADDR	Port A Data Direction register	00h	R/W
		PAOR	Port A Option register	00h	R/W
0003h 0004h 0005h	Port B	PBDR	Port B Data register	00h	R/W
		PBDDR	Port B Data Direction register	00h	R/W
		PBOR	Port B Option register	00h	R/W
0006h 0007h 0008h	Port C	PCDR	Port C Data register	00h	R/W
		PCDDR	Port C Data Direction register	00h	R/W
		PCOR	Port C Option register	08h	R/W
0009h to 000Bh	Reserved area (3 bytes)				
000Ch 000Dh 000Eh 000Fh 0010h	LITE TIMER	LTCSR2	Lite Timer Control/Status register 2	0Fh	R/W
		LTARR	Lite Timer Auto-reload register	00h	R/W
		LTCNTR	Lite Timer Counter register	00h	Read Only
		LTCSR1	Lite Timer Control/Status register 1	0x00 0000b	R/W
		LTICR	Lite Timer Input Capture register	xxh	Read Only
0011h 0012h 0013h 0014h 0015h 0016h 0017h 0018h 0019h 001Ah 001Bh 001Ch 001Dh 001Eh 001Fh 0020h 0021h 0022h 0023h 0024h 0025h 0026h 0027h 0028h 0029h 002Ah	AUTO- RELOAD TIMER	ATCSR	Timer Control/Status register	0x00 0000b	R/W
		CNTR1H	Counter register 1 High	00h	Read Only
		CNTR1L	Counter register 1 Low	00h	Read Only
		ATR1H	Auto-Reload register 1 High	00h	R/W
		ATR1L	Auto-Reload register 1 Low	00h	R/W
		PWMCR	PWM Output Control register	00h	R/W
		PWM0CSR	PWM 0 Control/Status register	00h	R/W
		PWM1CSR	PWM 1 Control/Status register	00h	R/W
		PWM2CSR	PWM 2 Control/Status register	00h	R/W
		PWM3CSR	PWM 3 Control/Status register	00h	R/W
		DCR0H	PWM 0 Duty Cycle register High	00h	R/W
		DCR0L	PWM 0 Duty Cycle register Low	00h	R/W
		DCR1H	PWM 1 Duty Cycle register High	00h	R/W
		DCR1L	PWM 1 Duty Cycle register Low	00h	R/W
		DCR2H	PWM 2 Duty Cycle register High	00h	R/W
		DCR2L	PWM 2 Duty Cycle register Low	00h	R/W
		DCR3H	PWM 3 Duty Cycle register High	00h	R/W
		DCR3L	PWM 3 Duty Cycle register Low	00h	R/W
		ATICRH	Input Capture register High	00h	Read Only
		ATICRL	Input Capture register Low	00h	Read Only
		ATCSR2	Timer Control/Status register 2	03h	R/W
		BREAKCR1	Break Control register	00h	R/W
		ATR2H	Auto-Reload register 2 High	00h	R/W
	ATR2L	Auto-Reload register 2 Low	00h	R/W	
	DTGR	Dead Time Generation register	00h	R/W	
	BREAKEN	Break Enable register	03h	R/W	
002Bh	Reserved area (1 byte)				
002Ch	AUTO- RELOAD TIMER	BREAKCR2 <sup>(4)</sup>	Break Control register 2 <sup>(4)</sup>	00h	R/W

Table 4. Hardware register map<sup>(1)</sup> (continued)

Address	Block	Register label	Register name	Reset status	Remarks
002Dh	ITC	ISPR0	Interrupt Software Priority register 0	FFh	R/W
002Eh		ISPR1	Interrupt Software Priority register 1	FFh	R/W
002Fh		ISPR2	Interrupt Software Priority register 2	FFh	R/W
0030h		ISPR3	Interrupt Software Priority register 3	FFh	R/W
0031h		EICR	External Interrupt Control register	00h	R/W
0032h	Reserved area (1 byte)				
0033h	WDG	WDGCR	Watchdog Control register	7Fh	R/W
0034h	FLASH	FCSR	Flash Control/Status register	00h	R/W
0035h	RC Calibration	RCC_CSR	RC calibration Control/Status register	00h	R/W
0036h	ADC	ADCCSR	A/D Control Status register	00h	R/W
0037h		ADCDRH	A/D Data register High	xxh	Read Only
0038h		ADCRL	A/D Data Low / test register	0xh	R/W
0039h	Reserved area (1 byte)				
003Ah	MCC	MCCSR	Main Clock Control/Status register	00h	R/W
003Bh	Clock and Reset	RCCRH	RC oscillator Control register High	FFh	R/W
003Ch		RCCRL	RC oscillator Control register Low	011x 0x00b	R/W
003Dh		PSCR	Prescaler register	00h or 03h <sup>(2)</sup>	R/W
003Eh to 0047h	Reserved area (10 bytes)				
0048h	AWU	AWUCSR	AWU Control/Status register	FFh	R/W
0049h		AWUPR	AWU Preload register	00h	R/W
004Ah	DM <sup>(3)</sup>	DMCR	DM Control register	00h	R/W
004Bh		DMSR	DM Status register	00h	R/W
004Ch		DMBK1H	DM Breakpoint register 1 High	00h	R/W
004Dh		DMBK1L	DM Breakpoint register 1 Low	00h	R/W
004Eh		DMBK2H	DM Breakpoint register 2 High	00h	R/W
004Fh		DMBK2L	DM Breakpoint register 2 Low	00h	R/W
0050h		DMCR2	DM Control register 2	00h	R/W
0051h	Clock Controller	CKCNTCSR	Clock Controller Status register	09h	R/W
0052h to 0054h	Reserved area (3 bytes)				

Table 4. Hardware register map<sup>(1)</sup> (continued)

Address	Block	Register label	Register name	Reset status	Remarks
0055h	16-bit Timer <sup>(4)</sup>	TACR2	Timer A Control register 2	00h	R/W
0056h		TACR1	Timer A Control register 1	00h	R/W
0057h		TACSR	Timer A Control/status register	00h	Read Only
0058h		TAICHR1	Timer A Input capture 1 high register	xxh	Read Only
0059h		TAICLR1	Timer A Input capture 1 low register	xxh	Read Only
005Ah		TAOCHR1	Timer A Output compare 1 high register	80h	R/W
005Bh		TAOCLR1	Timer A Output compare 1 low register	00h	R/W
005Ch		TACHR	Timer A Output counter high register	FFh	Read Only
005Dh		TACL	Timer A Output counter low register	FCh	Read Only
005Eh		TAACHR	Timer A Alternate counter high register	FFh	Read Only
005Fh		TAACLR	Timer A Alternate counter low register	FCh	Read Only
0060h		TAICHR2	Timer A Input capture 2 high register	xxh	Read Only
0061h		TAICLR2	Timer A Input capture 2 low register	xxh	Read Only
0062h		TAOCHR2	Timer A Output compare 2 high register	80h	R/W
0063h		TAOCLR2	Timer A Output compare 2 low register	00h	R/W
0064h	I2C	I2CCR	I <sup>2</sup> C Control register	00h	R/W
0065h		I2CSR1	I <sup>2</sup> C Status register 1	00h	Read only
0066h		I2CSR2	I <sup>2</sup> C Status register 2	00h	Read only
0067h		I2CCCR	I <sup>2</sup> C Clock Control register	00h	R/W
0068h		I2COAR1	I <sup>2</sup> C Own Address register 1	00h	R/W
0069h		I2COAR2	I <sup>2</sup> C Own Address register 2	40h	R/W
006Ah		I2CDR	I <sup>2</sup> C Data register	00h	R/W
0070h	SPI <sup>(4)</sup>	SPIDR	SPI Data register	0xh	R/W
0071h		SPICR	SPI Control register	00h	R/W
0072h		SPISR	SPI Status register	xxh	R/W

1. Legend: x=undefined, R/W=read/write.

2. Reset status is 03h for ST7FOXK2 and 00h for ST7FOXF1 and ST7FOXK1

3. For a description of the Debug Module registers, see ICC protocol reference manual.

4. Available on ST7FOXK2 only



## 4 Flash programmable memory

### 4.1 Introduction

The ST7 single voltage extended Flash (XFlash) is a non-volatile memory that can be electrically erased and programmed either on a byte-by-byte basis or up to 32 bytes in parallel.

The XFlash devices can be programmed off-board (plugged in a programming tool) or on-board using In-Circuit Programming or In-Application Programming.

The array matrix organization allows each sector to be erased and reprogrammed without affecting other sectors.

### 4.2 Main features

- ICP (In-Circuit Programming)
- IAP (In-Application Programming)
- ICT (In-Circuit Testing) for downloading and executing user application test patterns in RAM
- Sector 0 size configurable by option byte
- Read-out and write protection

### 4.3 Programming modes

The ST7 can be programmed in three different ways:

- Insertion in a programming tool. In this mode, Flash sectors 0 and 1, option byte row can be programmed or erased.
- In-Circuit Programming. In this mode, Flash sectors 0 and 1, option byte row can be programmed or erased without removing the device from the application board.
- In-Application Programming. In this mode, sector 1 can be programmed or erased without removing the device from the application board and while the application is running.

#### 4.3.1 In-Circuit Programming (ICP)

ICP uses a protocol called ICC (In-Circuit Communication) which allows an ST7 plugged on a printed circuit board (PCB) to communicate with an external programming device connected via cable. ICP is performed in three steps:

Switch the ST7 to ICC mode (In-Circuit Communications). This is done by driving a specific signal sequence on the ICCCLK/DATA pins while the  $\overline{\text{RESET}}$  pin is pulled low. When the ST7 enters ICC mode, it fetches a specific Reset vector which points to the ST7 System Memory containing the ICC protocol routine. This routine enables the ST7 to receive bytes from the ICC interface.

- Download ICP Driver code in RAM from the ICCDATA pin
- Execute ICP Driver code in RAM to program the Flash memory

Depending on the ICP Driver code downloaded in RAM, Flash memory programming can be fully customized (number of bytes to program, program locations, or selection of the serial communication interface for downloading).

### 4.3.2 In Application Programming (IAP)

This mode uses an IAP Driver program previously programmed in Sector 0 by the user (in ICP mode).

This mode is fully controlled by user software. This allows it to be adapted to the user application, (user-defined strategy for entering programming mode, choice of communications protocol used to fetch the data to be stored etc.)

IAP mode can be used to program any memory areas except Sector 0, which is Write/Erase protected to allow recovery in case errors occur during the programming operation.

## 4.4 ICC interface

ICP needs a minimum of 4 and up to 6 pins to be connected to the programming tool. These pins are:

- $\overline{\text{RESET}}$ : device reset
- $V_{SS}$ : device power supply ground
- ICCCLK: ICC output serial clock pin
- ICCDATA: ICC input serial data pin
- OSC1: main clock input for external source
- $V_{DD}$ : application board power supply (optional, see Note 3)

- Note:**
- 1 *If the ICCCLK or ICCDATA pins are only used as outputs in the application, no signal isolation is necessary. As soon as the Programming Tool is plugged to the board, even if an ICC session is not in progress, the ICCCLK and ICCDATA pins are not available for the application. If they are used as inputs by the application, isolation such as a serial resistor has to be implemented in case another device forces the signal. Refer to the Programming Tool documentation for recommended resistor values.*
  - 2 *During the ICP session, the programming tool must control the  $\overline{\text{RESET}}$  pin. This can lead to conflicts between the programming tool and the application reset circuit if it drives more than 5mA at high level (push pull output or pull-up resistor < 1 k $\Omega$ ). A schottky diode can be used to isolate the application RESET circuit in this case. When using a classical RC network with  $R > 1$  k $\Omega$  or a reset management IC with open drain output and pull-up resistor > 1 k $\Omega$ , no additional components are needed. In all cases the user must ensure that no external reset is generated by the application during the ICC session.*
  - 3 *The use of pin 7 of the ICC connector depends on the Programming Tool architecture. This pin must be connected when using most ST Programming Tools (it is used to monitor the application power supply). Please refer to the Programming Tool manual.*
  - 4 *In “enabled option byte” mode (38-pulse ICC mode), the internal RC oscillator is forced as a clock source, regardless of the selection in the option byte. In “disabled option byte” mode (35-pulse ICC mode), pin 9 has to be connected to the PB1/CLKIN pin of the ST7 when the clock is not available in the application or if the selected clock option is not programmed in the option byte.*

**Caution:** During normal operation the ICCCLK pin must be internally or externally pulled- up (external pull-up of 10 k $\Omega$  mandatory in noisy environment) to avoid entering ICC mode unexpectedly