

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# Single Chip IEEE 802.11 b/g/n Link Controller with Integrated Bluetooth 4.0

**Datasheet** 

## **Description**

The Atmel® ATWILC3000 is a single chip IEEE® 802.11 b/g/n RF/Baseband/MAC link controller and Bluetooth® 4.0 optimized for low-power mobile applications. The ATWILC3000 supports single stream 1x1 802.11n mode providing up to 72Mbps PHY rate. The ATWILC3000 features fully integrated Power Amplifier, LNA, Switch, and Power Management. Implemented in 65nm CMOS technology, the ATWILC3000 offers very low power consumption while simultaneously providing high performance and minimal bill of materials.

The ATWILC3000 utilizes highly optimized 802.11-Bluetooth coexistence protocols. The ATWILC3000 provides multiple peripheral interfaces including UART, SPI, I<sup>2</sup>C, and SDIO. The only external clock sources needed for the ATWILC3000 is a high-speed crystal or oscillator with a wide range of reference clock frequencies supported (14-40MHz) and a 32.768kHz clock for sleep operation. The ATWILC3000 is available in both QFN and Wafer Level Chip Scale Package (WLCSP) packaging.

#### **Features**

- IEEE 802.11 b/g/n 20MHz (1x1) solution
- Single spatial stream in 2.4GHz ISM band
- Integrated PA and T/R Switch
- Superior Sensitivity and Range via advanced PHY signal processing
- Advanced Equalization and Channel Estimation
- Advanced Carrier and Timing Synchronization
- · Wi-Fi Direct and Soft-AP support
- Supports IEEE 802.11 WEP, WPA, and WPA2 Security
- Supports China WAPI security
- Superior MAC throughput via hardware accelerated two-level A-MSDU/A-MPDU frame aggregation and block acknowledgement
- On-chip memory management engine to reduce host load
- SPI, SDIO, I<sup>2</sup>C, and UART host interfaces
- Operating temperature range of -40°C to +85°C

#### Bluetooth:

- Bluetooth 4.0 (Basic Rate, Enhanced Rate and BLE)
- Class 1 and 2 transmission
- Adaptive Frequency Hopping
- · HCI (Host Control Interface) via high speed UART
- Integrated PA and T/R Switch
- Superior Sensitivity and Range
- PCM audio interface



# **Table of Contents**

1	Orc	dering Information and IC Marking	5	
2	Blo	ck Diagram	5	
3	Pinout and Package Information			
	3.1 3.2	Pin Description		
4	Ele	ctrical Specifications	10	
	4.1	Absolute Ratings	10	
	4.2	Recommended Operating Conditions	10	
	4.3	DC Electrical Characteristics	11	
5	Clo	cking	12	
	5.1	Crystal Oscillator	12	
	5.2	Low-Power Oscillator	13	
6	СР	U and Memory Subsystems	14	
	6.1	Processor		
	6.2	Memory Subsystem		
	6.3	Non-Volatile Memory (eFuse)		
7	WL	AN Subsystem	16	
	7.1	MAC		
		7.1.1 Features		
		7.1.2 Description	16	
	7.2	PHY	17	
		7.2.1 Features	17	
		7.2.2 Description		
	7.3	802.11 b/g/n Radio Performance		
		7.3.1 Receiver Performance		
		7.3.2 Transmitter Performance		
8	Blu	etooth Subsystem	19	
	8.1	Bluetooth 4.0		
	8.2	Bluetooth Low Energy (BLE)		
	8.3	Bluetooth Radio		
		8.3.1 Receiver Performance		
	_			
9		ernal Interfaces		
	9.1	I <sup>2</sup> C Slave Interface		
	9.2	I <sup>2</sup> C Master Interface		
	9.3	SPI Slave Interface		
	9.4 9.5	SDIO Slave Interface		
	9.6	UART		
	9.7	PCM Interface	_	
	9.8	GPIOs		



Power Management	30
10.1 Power Architecture	30
10.2 Power Consumption	31
10.2.1 Description of Device States	31
10.2.2 Current Consumption in Various Device States	31
10.2.3 Restrictions for Power States	
·	
10.4 Digital I/O Pin Behavior during Power-Up Sequences	33
Reference Design	34
Reference Design Guidelines	35
Reflow Profile Information	36
13.1 Storage Condition	36
13.1.1 Moisture Barrier Bag Before Opened	
13.1.2 Moisture Barrier Bag Open	36
13.2 Stencil Design	36
13.3 Baking Conditions	36
13.4 Soldering and Reflow Condition	36
13.4.1 Reflow Oven	36
Reference Documentation and Support	38
Revision History	39
	10.1 Power Architecture


# 1 Ordering Information and IC Marking

Table 1-1. Ordering Details

Atmel Official Part Number (for ordering)	Package Type	IC Marking
ATWILC3000-MU-T	6x6 QFN in Tape and Reel	ATWILC3000

# 2 Block Diagram

Figure 2-1. ATWILC3000 Block Diagram





# 3 Pinout and Package Information

# 3.1 Pin Description

ATWILC3000 is offered in an exposed pad 48-pin QFN package. This package has an exposed paddle that must be connected to the system board ground. The QFN package pin assignment is shown in Figure 3-1. The color shading is used to indicate the pin type as follows:

- Green power
- Red analog
- Blue digital I/O
- Yellow digital input
- Grey unconnected or reserved

The ATWILC3000 pins are described in Table 3-1.

Figure 3-1. Pin Assignment




Table 3-1. Pin Description

Pin #	Pin Name	Pin Type	Description
1	VDDRF_RX	Power	Tuner RF RX Supply
2	VDDAMS	Power	Tuner BB Supply
3	VDDRF_TX	Power	Tuner RF TX Supply
4	VDDBATT_PPA/PA	Power	Battery Supply for PA
5	RFIOP	Analog	Wi-Fi/Bluetooth Positive RF Differential I/O
6	RFION	Analog	Wi-Fi/Bluetooth Negative RF Differential I/O
7	NC	None	Customer No Connect
8	NC	None	Customer No Connect
9	NC	None	Customer No Connect
10	NC	None	Customer No Connect
11	TEST_MODE	Digital Input	Test Mode – Customer Tie to GND
12	SDIO_SPI_CFG	Digital Input	Tie to VDDIO for SPI, GND for SDIO
13	RESETN	Digital Input	Active-Low Hard Reset
14	GPIO16	Digital I/O, Programmable Pull-Up	GPIO_16/Bluetooth UART Transmit Data Output
15	GPIO15	Digital I/O, Programmable Pull-Up	GPIO_15/Bluetooth UART Receive Data Input
16	GPIO14	Digital I/O, Programmable Pull-Up	GPIO_14/Bluetooth UART RTS output/I <sup>2</sup> C Slave Data
17	GPIO13	Digital I/O, Programmable Pull-Up	GPIO_13/Bluetooth UART CTS Input/I <sup>2</sup> C Slave Clock/Wi-Fi UART TXD Output
18	VDDC	Power	Digital Core Power Supply
19	VDDIO_0	Power	Digital I/O Power Supply
20	GPIO3	Digital I/O, Programmable Pull-Up	GPIO_3/SPI Flash Clock Output
21	GPIO4	Digital I/O, Programmable Pull-Up	GPIO_4/SPI Flash SSN Output
22	GPIO5	Digital I/O, Programmable Pull-Up	GPIO_5/Wi-Fi UART TXD Output/SPI Flash TX Output (MOSI)
23	GPIO6	Digital I/O, Programmable Pull-Up	GPIO_6/Wi-Fi UART RXD Input/SPI Flash RX Input (MISO)
24	VBATT_BUCK	Power	Battery Supply for DC/DC Converter
25	VSW	Power	Switching Output of DC/DC Converter
26	VREG_BUCK	Power	Core Power from DC/DC Converter
27	CHIP_EN	Analog	PMU Enable
28	RTC_CLK	Digital I/O, Programmable Pull-Up	RTC Clock Input/GPIO_1/Wi-Fi UART RXD Input/Wi-Fi UART TXD Output/BT UART CTS Input
29	SD_CLK	Digital I/O, Programmable Pull-Up	SDIO Clock/GPIO_8/Wi-Fi UART RXD Input/BT UART CTS Input



Pin #	Pin Name	Pin Type	Description
30	SD_CMD/SPI_SCK	Digital I/O, Programmable Pull-Up	SDIO Command/SPI Clock
31	SD_DAT0/SPI_TXD	Digital I/O, Programmable Pull-Up	SDIO Data0/SPI TX Data
32	SD_DAT1/SPI_SSN	Digital I/O, Programmable Pull-Up	SDIO Data1/SPI Slave Select
33	VDDIO_1	Power	Digital I/O Power Supply
34	SD_DAT2/SPI_RXD	Digital I/O, Programmable Pull-Up	SDIO Data2/SPI RX Data
35	SD_DAT3	Digital I/O, Programmable Pull-Up	SDIO Data3/GPIO_7/Wi-Fi UART TXD output/BT UART RTS Output
36	GPIO17	Digital I/O, Programmable Pull-Down	GPIO_17/Bluetooth PCM CLOCK
37	GPIO18	Digital I/O, Programmable Pull-Down	GPIO_18/Bluetooth PCM SNYC
38	GPIO19	Digital I/O, Programmable Pull-Down	GPIO_19/Bluetooth PCM Data Input
39	GPIO20	Digital I/O, Programmable Pull-Down	GPIO_20/Bluetooth PCM Data Output
40	IRQN	Digital I/O, Programmable Pull-Up	Host Interrupt Request Output/Wi-Fi UART RXD Input/BT UART RTS Output
41	GPIO21	Digital I/O, Programmable Pull-Up	GPIO_21/RTC Clock/Wi-Fi UART RXD Input/Wi-Fi UART TXD Output/BT UART RTS Output
42	HOST_WAKEUP	Digital I/O, Programmable Pull-Up	SLEEP Mode Control/Wi-Fi UART TXD output
43	XO_N	Analog	Crystal Oscillator N
44	XO_P	Analog	Crystal Oscillator P
45	VDD_SXDIG	Power	SX Power Supply
46	VDD_VCO	Power	VCO Power Supply
47	VDDIO_A	Power	Tuner VDDIO Power Supply
48	TP_P	Analog	Test Pin/Customer No Connect
49	PADDLE VSS	Power	Connect to System Board Ground

# 3.2 Package Description

The ATWILC3000 QFN package information is provided in Table 3-2.


Table 3-2. QFN Package Information

Parameter	Value	Unit	Tolerance
Package Size	5x5	mm	±0.1mm
QFN Pad Count	48		
Total Thickness	0.85		+0.15/-0.05mm
QFN Pad Pitch	0.40		
Pad Width	0.25	mm	
Exposed Pad Size	3.85x3.85		



The ATWILC3000 40L QFN package view is shown in Figure 3-2.

Figure 3-2. QFN Package



The QFN package is a qualified Green Package.



#### **Electrical Specifications** 4

#### 4.1 **Absolute Ratings**

Table 4-1. **Absolute Maximum Ratings** 

Characteristic	Symbol	Min.	Max.	Unit
Core Supply Voltage	VDDC	-0.3	1.5	
I/O Supply Voltage	VDDIO	-0.3	5.0	
Battery Supply Voltage	VBATT	-0.3	5.0	
Digital Input Voltage	V <sub>IN</sub> <sup>(1)</sup>	-0.3	VDDIO	V
Analog Input Voltage	V <sub>AIN</sub> <sup>(2)</sup>	-0.3	1.5	
ESD Human Body Model	Vesdhbm	-1000, -2000 (see notes below)	+1000, +2000 (see notes below)	
Storage Temperature	TA	-65	150	° °C
Junction Temperature			125	-0
RF input power max.			23	dBm

- Notes: 1.  $V_{IN}$  corresponds to all the digital pins.
  - VAIN corresponds to the following analog pins: VDD\_RF\_RX, VDD\_RF\_TX, VDD\_AMS, RFIOP, RFION, XO N, XO P, VDD SXDIG, and VDD VCO.
  - 3. For Vesdhem, each pin is classified as Class 1, or Class 2, or both:
    - The Class 1 pins include all the pins (both analog and digital)
    - The Class 2 pins are all digital pins only
    - V<sub>ESDHBM</sub> is ±1kV for Class1 pins. V<sub>ESDHBM</sub> is ±2kV for Class2 pins

#### 4.2 **Recommended Operating Conditions**

**Table 4-2. Recommended Operating Conditions** 

Characteristic	Symbol	Min.	Тур.	Max.	Unit
I/O Supply Voltage Low Range	VDDIO <sub>L</sub>	1.62	1.80	2.00	
I/O Supply Voltage Mid-Range	VDDIO <sub>M</sub>	2.00	2.50	3.00	\ \/
I/O Supply Voltage High Range	VDDIO <sub>H</sub>	3.00	3.30	3.60	V
Battery Supply Voltage	VBATT	2.5 (1)	3.6	4.2	
Operating Temperature		-40		85	∘C

Notes:

- 1. ATWILC3000 is functional across this range of voltages; however, optimal RF performance is guaranteed for VBAT in the range 3.0V < VBAT < 4.2V.
- 2. I/O supply voltage is applied to the following pins: VDDIO\_A, VDDIO.
- Battery supply voltage is applied to following pins: VDD BATT PA, VDD BATT PA, and VBATT BUCK.



### 4.3 DC Electrical Characteristics

Table 4-3 provides the DC characteristics for the ATWILC3000 digital pads.

Table 4-3. DC Electrical Characteristics

VDDIO Condition	Characteristic	Min.		Max.	Unit
	Input Low Voltage V <sub>IL</sub>	-0.30		0.60	
VDDIO <sub>I</sub>	Input High Voltage V <sub>IH</sub>	VDDIO-0.60		VDDIO+0.30	
VDDIOL	Output Low Voltage Vol			0.45	
	Output High Voltage V <sub>OH</sub>	VDDIO-0.50			
	Input Low Voltage V <sub>IL</sub>	-0.30		0.63	
VDDIO <sub>M</sub>	Input High Voltage V <sub>IH</sub>	VDDIO-0.60		VDDIO+0.30	v
VDDIOM	Output Low Voltage Vol			0.45	V
	Output High Voltage V <sub>OH</sub>	VDDIO-0.50			
	Input Low Voltage V <sub>IL</sub>	-0.30		0.65	
VDDIO <sub>H</sub>	Input High Voltage V <sub>IH</sub>	VDDIO-0.60		VDDIO+0.30 (up to 3.60)	
VDDIOH	Output Low Voltage V <sub>OL</sub>			0.45	
	Output High Voltage V <sub>OH</sub>	VDDIO-0.50			
All	Output Loading			20	"r
All	Digital Input Load			6	pF
VDDIOL	Pad Drive Strength	1.7	2.4		
VDDIOM	Pad Drive Strength	3.4	6.5		mA
VDDIO <sub>H</sub>	Pad Drive Strength	10.6	13.5		



# 5 Clocking

### 5.1 Crystal Oscillator


Table 5-1. Crystal Oscillator Parameters

Parameter	Min.	Тур.	Max.	Unit
Crystal Resonant Frequency	14	26	40	MHz
Crystal Equivalent Series Resistance		50	150	Ω
Stability – Initial Offset (1)	-100		100	
Stability - Temperature and Aging	-20		20	ppm

Note: 1. Initial offset must be calibrated to maintain ±20ppm in all operating conditions when including temperature and aging. This calibration is performed during final production testing.

The block diagram in Figure 5-1(a) shows how the internal Crystal Oscillator (XO) is connected to the external crystal. The XO has 5pF internal capacitance on each terminal XO\_P and XO\_N. To bypass the crystal oscillator with an external reference, an external signal capable of driving 5pF can be applied to the XO\_N terminal as shown in Figure 5-1(b).

Figure 5-1. XO Connections



(a) Crystal Oscillator is used

(b) Crystal Oscillator is bypassed

Below are the electrical and performance requirements for the external clock.

Table 5-2. Bypass Clock Specification

Parameter	Min.	Max.	Unit	Comments
Oscillation frequency	12	40	MHz	Must be able to drive 5pF load @ desired frequency
Voltage swing	0.5	1.2	V <sub>pp</sub>	Must be AC coupled
Stability – Temperature and Aging	-20	+20	ppm	
Phase Noise		-130	dBc/Hz	At 10kHz offset
Jitter(RMS)		<1psec		Based on integrated phase noise spectrum from 1kHz to 1MHz

# 5.2 Low-Power Oscillator

ATWILC3000 requires an external 32.768kHz clock to be used for sleep operation, which is provided through Pin 28 or Pin 41. The frequency accuracy of the external clock has to be within ±500ppm.



# 6 CPU and Memory Subsystems

#### 6.1 Processor

ATWILC3000 has a Cortus APS3 32-bit processor. This processor performs many of the MAC functions, including but not limited to association, authentication, power management, security key management, and MSDU aggregation/de-aggregation. In addition, the processor provides flexibility for various modes of operation, such as STA and AP modes.


### 6.2 Memory Subsystem

The APS3 core uses a 256kB instruction/boot ROM (160kB for 802.11 and 96kB for Bluetooth) along with a 420kB instruction RAM (128kB for 802.11 and 292kB for Bluetooth), and a 128kB data RAM (64kB for 802.11 and 64kB for Bluetooth). In addition, the device uses a 160kB shared/exchange RAM (128kB for 802.11 and 32kB for Bluetooth), accessible by the processor and MAC, which allows the processor to perform various data management tasks on the TX and RX data packets.

## 6.3 Non-Volatile Memory (eFuse)

ATWILC3000 has 768 bits of non-volatile eFuse memory that can be read by the CPU after device reset. This non-volatile one-time-programmable memory can be used to store customer-specific parameters, such as 802.11 MAC address, Bluetooth address, and various calibration information, such as TX power, crystal frequency offset, etc., as well as other software-specific configuration parameters. The eFuse is partitioned into six 128-bit banks. The bit map of the first and last banks is shown in Figure 6-1. The purpose of the first 80 bits in bank 0 and the first 56 bits in bank 5 is fixed, and the remaining bits are general-purpose software dependent bits, or reserved for future use. Currently the Bluetooth address is derived from the Wi-Fi MAC address (BT\_ADDR=MAC\_ADDR+1). This eliminates the need to program the first 56 bits in bank 5. Since each bank and each bit can be programmed independently, this allows for several updates of the device parameters following the initial programming, e.g. updating 802.11 MAC address or Bluetooth address (this can be done by invalidating the last programmed bank and programming a new bank). Refer to ATWILC3000 Programming Guide for the eFuse programming instructions.







# 7 WLAN Subsystem

The WLAN subsystem is composed of the Media Access Controller (MAC) and the Physical Layer (PHY). Sections 7.1 and 7.2 describe the MAC and PHY in detail.

#### 7.1 MAC

#### 7.1.1 Features

The ATWILC3000 IEEE802.11 MAC supports the following functions:

- IEEE 802.11b/g/n
- IEEE 802.11e WMM QoS EDCA/PCF multiple access categories traffic scheduling
- Advanced IEEE 802.11n features:
  - Transmission and reception of aggregated MPDUs (A-MPDU)
  - Transmission and reception of aggregated MSDUs (A-MSDU)
  - Immediate Block Acknowledgement
  - Reduced Interframe Spacing (RIFS)
- Support for IEEE802.11i and WFA security with key management
  - WEP 64/128
  - WPA-TKIP
  - 128-bit WPA2 CCMP (AES)
- Support for WAPI security
- Advanced power management
  - Standard 802.11 Power Save Mode
  - Wi-Fi Alliance WMM-PS (U-APSD)
- RTS-CTS and CTS-self support
- Supports either STA or AP mode in the infrastructure basic service set mode
- Supports independent basic service set (IBSS)

#### 7.1.2 Description

The ATWILC3000 MAC is designed to operate at low power while providing high data throughput. The IEEE 802.11 MAC functions are implemented with a combination of dedicated data path engines, hardwired control logic, and a low-power, high-efficiency microprocessor. The combination of dedicated logic with a programmable processor provides optimal power efficiency and real-time response while providing the flexibility to accommodate evolving standards and future feature enhancements.

Dedicated data path engines are used to implement data path functions with heavy computational requirements. For example, an FCS engine checks the CRC of the transmitting and receiving packets, and a cipher engine performs all the required encryption and decryption operations for the WEP, WPA-TKIP, WPA2 CCMP-AES, and WAPI security requirements.

Control functions, which have real-time requirements, are implemented using hardwired control logic modules. These logic modules offer real-time response while maintaining configurability via the processor. Examples of hardwired control logic modules are the channel access control module (implements EDCA/HCCA, Beacon TX control, interframe spacing, etc.), protocol timer module (responsible for the Network Access Vector, back-off timing, timing synchronization function, and slot management), MPDU handling module, aggregation/de-aggregation module, block ACK controller (implements the protocol requirements for burst block communication), and TX/RX control FSMs (coordinate data movement between PHY-MAC interface, cipher engine, and the DMA interface to the TX/RX FIFOs).



The MAC functions implemented solely in software on the microprocessor have the following characteristics:

- Functions with high memory requirements or complex data structures. Examples are association table management and power save queuing.
- Functions with low computational load or without critical real-time requirements. Examples are authentication and association.
- Functions, which need flexibility and upgradeability. Examples are beacon frame processing and QoS scheduling.

#### 7.2 PHY

#### 7.2.1 Features

The ATWILC3000 IEEE802.11 PHY supports the following functions:

- Single antenna 1x1 stream in 20MHz channels
- Supports IEEE 802.11b DSSS-CCK modulation: 1, 2, 5.5, and 11Mbps
- Supports IEEE 802.11g OFDM modulation: 6, 9, 12,18, 24, 36, 48, and 54Mbps
- Supports IEEE 802.11n HT modulations MCS0-7, 20MHz, 800 and 400ns guard interval: 6.5, 7.2, 13.0, 14.4, 19.5, 21.7, 26.0, 28.9, 39.0, 43.3, 52.0, 57.8, 58.5, 65.0, and 72.2Mbps
- IEEE 802.11n mixed mode operation
- Per packet TX power control
- Advanced channel estimation/equalization, automatic gain control, CCA, carrier/symbol recovery, and frame detection

#### 7.2.2 Description

The ATWILC3000 WLAN PHY is designed to achieve reliable and power-efficient physical layer communication specified by IEEE 802.11b/g/n in single stream mode with 20MHz bandwidth. Advanced algorithms have been employed to achieve maximum throughput in a real world communication environment with impairments and interference. The PHY implements all the required functions such as FFT, filtering, FEC (Viterbi decoder), frequency, and timing acquisition and tracking, channel estimation and equalization, carrier sensing and clear channel assessment, as well as the automatic gain control.

# 7.3 802.11 b/g/n Radio Performance

#### 7.3.1 Receiver Performance

Radio performance under typical conditions: VBATT=3.6V; VDDIO=3.3V; temp.: 25°C.

Table 7-1. ATWILC3000 Conducted Receiver Performance

Parameter	Description	Min.	Тур.	Max.	Unit
Frequency		2,412		2,484	MHz
	1Mbps DSS		-98.0		
Sensitivity 802.11b	2Mbps DSS		-95.0		dBm
Sensitivity 602.110	5.5Mbps DSS		-93.0		UDIII
	11Mbps DSS		-89.0		
	6Mbps OFDM		-90.6		
Sensitivity 802.11g	9Mbps OFDM		-89.0		dBm
	12Mbps OFDM		-87.9		



Parameter	Description	Min.	Тур.	Max.	Unit	
	18Mbps OFDM		-86.0			
	24Mbps OFDM		-83.0			
	36Mbps OFDM		-79.8		dBm	
	48Mbps OFDM		-76.0			
	54Mbps OFDM		-74.3			
	MCS 0		-89.0			
	MCS 1		-86.9			
	MCS 2		-84.9			
Sensitivity 802.11n	MCS 3		-82.4		dBm	
(BW=20MHz)	MCS 4		-79.2		UDIII	
	MCS 5		-75.0			
	MCS 6		-73.2			
	MCS 7		-71.2			
	1-11Mbps DSS	-10	5			
Maximum Receive Signal Level	6-54Mbps OFDM	-10	-3		dBm	
20001	MCS 0 - 7	-10	-3			
	1Mbps DSS (30MHz offset)		50			
	11Mbps DSS (25MHz offset)		43			
Adjacent Channel Rejection	6Mbps OFDM (25MHz offset)		40		4D	
	54Mbps OFDM (25MHz offset)		25		dB	
	MCS 0 – 20MHz BW (25MHz offset)		40			
	MCS 7 – 20MHz BW (25MHz offset)		20			

### 7.3.2 Transmitter Performance

Radio Performance under typical conditions: VBATT=3.6V; VDDIO=3.3V; temp.: 25°C.

Table 7-2. Transmitter Performance

Parameter	Description	Min.	Тур.	Max.	Unit
Frequency		2,412		2,484	MHz
Output Power	802.11b DSSS 1Mbps		19 <sup>1</sup>		
	802.11b DSSS 11Mbps		17¹		dDm
	802.11g OFDM 54Mbps		16¹		dBm
	802.11n MCS7		14¹		
TX Power Accuracy			±1.5 <sup>2</sup>		dB
Carrier Suppression			30.0		dBc

Notes: 1. Measured at 802.11 spec compliant EVM/Spectral Mask.

2. Measured with  $50\Omega$  differential balun.



# 8 Bluetooth Subsystem

The Bluetooth subsystem implements all the mission critical real-time functions. It encodes/decodes HCI packets, constructs baseband data packages, and manages and monitors connection status, slot usage, data flow, routing, segmentation, and buffer control. The Bluetooth subsystem supports both conventional Bluetooth as well as Bluetooth Low Energy (BLE) modes of operation.

The Bluetooth Subsystem performs Link Control Layer management supporting the following states:

- Standby
- Connection
- Page and Page Scan
- Inquiry and Inquiry Scan
- Sniff

### 8.1 Bluetooth 4.0

#### Features:

- Extended Inquiry Response (EIR)
- Encryption Pause/Resume (EPR)
- Sniff Sub-Rating (SSR)
- Secure Simple Pairing (SSP)
- Link Supervision Time Out (LSTO)
- Link Management Protocol (LMP)
- Quality of Service (QOS)

# 8.2 Bluetooth Low Energy (BLE)

Supports BLE profiles allowing connection to advanced low energy application such as:

- Smart Energy
- Consumer Wellness
- Home Automation
- Security
- Proximity Detection
- Entertainment
- Sports and Fitness
- Automotive



### 8.3 Bluetooth Radio

#### 8.3.1 Receiver Performance

Radio Performance under typical conditions: VBATT=3.6V; VDDIO=3.3V; temp.: 25°C.

Table 8-1. ATWILC3000 Bluetooth Receiver Performance

Parameter	Description	Min.	Тур.	Max.	Unit
Frequency		2,402		2,480	MHz
	GFSK (0.1% BER) 1Mbps		-93.0		
Sensitivity Ideal TX	π/4 DQPSK (0.1% BER) 2Mbps		-95.6		dDm
	8DPSK (0.1% BER) 3Mbps		-90.0		dBm
	BLE (GFSK)		-96		
Maximum Re-	GFSK	-10	0		
ceive Signal	π/4 DQPSK	-10	-5		dBm
Level	8DPSK	-10	-5		

#### 8.3.2 Transmitter Performance

Radio Performance under typical conditions: VBATT=3.6V; VDDIO=3.3V; temp.: 25°C.

Table 8-2. ATWILC3000 Bluetooth Transmitter Performance

Parameter	Description	Min.	Тур.	Max.	Unit
Frequency		2,402		2,480	MHz
	GFSK	-32	10.0	17 <sup>1</sup>	
Output Power	π/4 DQPSK	-32	10.0	17 <sup>1</sup>	dBm
	8DPSK	-32	10.0	17 <sup>1</sup>	UDIII
	BLE (GFSK)	-32	10.0	17 <sup>1</sup>	

Note: 1. The maximum output power may require board filtering to meet spurious emission limits.



### 9 External Interfaces

ATWILC3000 external interfaces include: SPI Slave, SDIO Slave, and UART for 802.11 control and data transfer; UART for Bluetooth control and data transfer, and audio; PCM for Bluetooth audio; I<sup>2</sup>C Slave for control; SPI Master for external Flash; I<sup>2</sup>C Master for external EEPROM, and General Purpose Input / Output (GPIO) pins. With the exception of the SPI Slave and SDIO Slave host interfaces, which are selected using the dedicated SDIO\_SPI\_CFG pin, the other interfaces can be assigned to various pins by programming the corresponding pin muxing control register for each pin to a specific value between 0 and 6.The default values of these registers are 0, which is GPIO mode. Each digital I/O pin also has a programmable pull-up or pull-down. The summary of the available interfaces and their corresponding pin MUX settings is shown in Table 9-1. For specific programming instructions refer to ATWILC3000 Programming Guide.

Table 9-1. Pin-MUX Matrix of External Interfaces

Pin Name	Pin #	Pull	MUX0	MUX1	MUX2	MUX3	MUX4	MUX5	MUX6
GPIO16	14	Up	GPIO_16	O_BT_UART1_TXD					
GPIO15	15	Up	GPIO_15	I_BT_UART1_RXD					
GPIO14	16	Up	GPIO_14	O_BT_UART1_RTS	IO_I2C_SDA				I_WAKEUP
GPIO13	17	Up	GPIO_13	I_BT_UART1_CTS	IO_I2C_SCL	O_WIFI_UART_TXD			I_WAKEUP
GPIO3	20	Up	GPIO_3	O_SPI_SCK_FLASH					O_BT_UART2_TXD
GPIO4	21	Up	GPIO_4	O_SPI_SSN_FLASH					I_BT_UART2_RXD
GPIO5	22	Up	GPIO_5	O_SPI_TXD_FLASH		O_WIFI_UART_TXD			I_WAKEUP
GPIO6	23	Up	GPIO_6	I_SPI_RXD_FLASH		I_WIFI_UART_RXD			I_WAKEUP
RTC_CLK	28	Up	GPIO_1	I_RTC_CLK		I_WIFI_UART_RXD	O_WIFI_UART_TXD	I_BT_UART1_CTS	
SD_CLK	29	Up	GPIO_8	I_SD_CLK		I_WIFI_UART_RXD	I_BT_UART1_CTS		
SD_CMD/SPI_SCK	30	Up		IO_SD_CMD	IO_SPI_SCK				
SD_DAT0/SPI_TXD	31	Up		IO_SD_DAT0	O_SPI_TXD				
SD_DAT1/SPI_SSN	32	Up		IO_SD_DAT1	IO_SPI_SSN				
SD_DAT2/SPI_RXD	34	Up		IO_SD_DAT2	I_SPI_RXD				
SD_DAT3	35	Up	GPIO_7	IO_SD_DAT3		O_WIFI_UART_TXD	O_BT_UART1_RTS		
GPIO17	36	Down	GPIO_17	IO_BT_PCM_CLK					I_WAKEUP
GPIO18	37	Down	GPIO_18	IO_BT_PCM_SYNC					I_WAKEUP
GPIO19	38	Down	GPIO_19	I_BT_PCM_D_IN					I_WAKEUP
GPIO20	39	Down	GPIO_20	O_BT_PCM_D_OUT					I_WAKEUP
IRQN	40	Up	GPIO_2	O_IRQN		I_WIFI_UART_RXD	O_BT_UART1_RTS		
GPIO21	41	Up	GPIO_21	I_RTC_CLK		I_WIFI_UART_RXD	O_WIFI_UART_TXD	O_BT_UART1_RTS	IO_I2C_MASTER_SCL
HOST_WAKEUP	42	Up	GPIO_0	I_WAKEUP		O_WIFI_UART_TXD			IO_I2C_MASTER_SDA

#### 9.1 I<sup>2</sup>C Slave Interface

The I<sup>2</sup>C Slave interface, used primarily for control by the host processor, is a two-wire serial interface consisting of a serial data line (SDA) on Pin 16 (GPIO14) and a serial clock line (SCL) on Pin 17 (GPIO13). I<sup>2</sup>C Slave responds to the seven bit address value 0x60. The ATWILC3000 I<sup>2</sup>C supports I<sup>2</sup>C bus Version 2.1 - 2000 and can operate in standard mode (with data rates up to 100Kb/s) and fast mode (with data rates up to 400Kb/s).

The I<sup>2</sup>C Slave is a synchronous serial interface. The SDA line is a bidirectional signal and changes only while the SCL line is low, except for STOP, START, and RESTART conditions. The output drivers are open-drain to perform wire-AND functions on the bus. The maximum number of devices on the bus is limited by only the maximum capacitance specification of 400pF. Data is transmitted in byte packages.

For specific information, refer to the Philips Specification entitled "The I<sup>2</sup>C -Bus Specification, Version 2.1".



Figure 9-2. I<sup>2</sup>C Slave Timing Diagram




Table 9-2. I<sup>2</sup>C Slave Timing Parameters

Parameter	Symbol	Min.	Max.	Unit	Remarks
SCL Clock Frequency	fscL	0	400	kHz	
SCL Low Pulse Width	twL	1.3			
SCL High Pulse Width	twн	0.6		μs	
SCL, SDA Fall Time	thL		300		
SCL, SDA Rise Time	tьн		300	ns	This is dictated by external components
START Setup Time	tsusta	0.6			
START Hold Time	thosta	0.6		μs	
SDA Setup Time	tsudat	100			
SDA Hold Time	thddat	0 40		ns	Slave and Master Default Master Programming Option
STOP Setup time	tsusto	0.6			
Bus Free Time Between STOP and START	tBUF	1.3		μѕ	
Glitch Pulse Reject	t <sub>PR</sub>	0	50	ns	

#### 9.2 I<sup>2</sup>C Master Interface

ATWILC3000 provides an I<sup>2</sup>C bus master, which is intended primarily for accessing an external EEPROM memory through a software-defined protocol. The I<sup>2</sup>C Master is a two-wire serial interface consisting of a serial data line (SDA) and a serial clock line (SCL). SDA can be configured on pin 42 (HOST\_WAKEUP), and SCL can be configured on pin 41 (GPIO21).

The I<sup>2</sup>C Master interface supports three speeds:

- Standard mode (100kb/s)
- Fast mode (400kb/s)
- High-speed mode (3.4Mb/s)

The timing diagram of the I<sup>2</sup>C Master interface is the same as that of the I<sup>2</sup>C Slave interface (see Section 9.3). The timing parameters of I<sup>2</sup>C Master are shown in Table 9-3.



Table 9-3. I<sup>2</sup>C Master Timing Parameters

D	0h.a.l	Standa	rd Mode	Fast	Mode	High-Speed Mode		Unit
Parameter	Symbol	Min.	Max.	Min.	Max.	Min.	Max.	Unit
SCL Clock Frequency	f <sub>SCL</sub>	0	100	0	400	0	3400	kHz
SCL Low Pulse Width	twL	4.7		1.3		0.16		
SCL High Pulse Width	twH	4		0.6		0.06		μs
SCL Fall Time	thuscu		300		300	10	40	
SDA Fall Time	thlsda		300		300	10	80	
SCL Rise Time	t <sub>LHSCL</sub>		1000		300	10	40	ns
SDA Rise Time	t <sub>LHSDA</sub>		1000		300	10	80	
START Setup Time	tsusta	4.7		0.6		0.16		
START Hold Time	thdsta	4		0.6		0.16		μs
SDA Setup Time	tsudat	250		100		10		
SDA Hold Time	thddat	5		40		0	70	ns
STOP Setup time	tsusto	4		0.6		0.16		
Bus Free Time Between STOP and START	tBUF	4.7		1.3				μs
Glitch Pulse Reject	t <sub>PR</sub>			0	50			

#### 9.3 SPI Slave Interface

ATWILC3000 provides a Serial Peripheral Interface (SPI) that operates as a SPI slave. The SPI Slave interface can be used for control and for serial I/O of 802.11 data. The SPI Slave pins are mapped as shown in Table 9-4. The RXD pin is same as Master Output, Slave Input (MOSI), and the TXD pin is same as Master Input, Slave Output (MISO). The SPI Slave is a full-duplex slave-synchronous serial interface that is available immediately following reset when Pin 12 (SDIO SPI CFG) is tied to VDDIO.

Table 9-4. SPI Slave Interface Pin Mapping

Pin #	SPI Function
12	CFG: Must be tied to VDDIO
32	SSN: Active Low Slave Select
30	SCK: Serial Clock
34	RXD: Serial Data Receive (MOSI)
31	TXD: Serial Data Transmit (MISO)

When the SPI is not selected, i.e., when SSN is high, the SPI interface will not interfere with data transfers between the serial-master and other serial-slave devices. When the serial slave is not selected, its transmitted data output is buffered, resulting in a high impedance drive onto the serial master receive line.

The SPI Slave interface responds to a protocol that allows an external host to read or write any register in the chip as well as initiate DMA transfers. For the details of the SPI protocol and more specific instructions refer to ATWILC3000 Programming Guide.




The SPI Slave interface supports four standard modes as determined by the Clock Polarity (CPOL) and Clock Phase (CPHA) settings. These modes are illustrated in Table 9-5. The red lines in diagram correspond to Clock Phase = 0 and the blue lines correspond to Clock Phase = 1.

Table 9-5. SPI Slave Modes

Mode	CPOL	СРНА
0	0	0
1	0	1
2	1	0
3	1	1

Figure 9-3. SPI Slave Clock Polarity and Clock Phase Timing



The SPI Slave timing is provided in Figure 9-4.

SCK

TXD

RXD

t<sub>sussn</sub>

t<sub>hdssn</sub>

t<sub>hdssn</sub>

Figure 9-4. SPI Slave Timing Diagram

Table 9-6. SPI Slave Timing Parameters (1)

Parameter	Symbol	Min.	Max.	Unit
Clock Input Frequency (2)	fsck		48	MHz
Clock Low Pulse Width	t <sub>WL</sub>	6		
Clock High Pulse Width	twн	4		
Clock Rise Time	t <sub>LH</sub>	0	7	
Clock Fall Time	t <sub>HL</sub>	0	7	
TXD Output Delay (3)	todly	3	9 from SCK fall 11 from SCK rise	ns
RXD Input Setup Time	tisu	3		
RXD Input Hold Time	tihd	5		
SSN Input Setup Time	tsussn	5		
SSN Input Hold Time	thossn	5		

Notes: 1. Timing is applicable to all SPI modes.

- 2. Maximum clock frequency specified is limited by the SPI Slave interface internal design; actual maximum clock frequency can be lower and depends on the specific PCB layout.
- 3. Timing based on 15pF output loading.

#### 9.4 SPI Master Interface

ATWILC3000 provides a SPI Master interface for accessing external Flash memory. The SPI Master pins are mapped as shown in Table 9-7. The TXD pin is same as Master Output, Slave Input (MOSI), and the RXD pin is same as Master Input, Slave Output (MISO). The SPI Master interface supports all four standard modes of clock polarity and clock phase shown below. External SPI Flash memory is accessed by a processor

