



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



# **PXD10 Microcontroller Reference Manual**

**Devices Supported:**

**PXD1005  
PXD1010**

PXD10RM  
Rev. 1  
09/2011



## **How to Reach Us:**

### **Home Page:**

[www.freescale.com](http://www.freescale.com)

### **Web Support:**

<http://www.freescale.com/support>

### **USA/Europe or Locations Not Listed:**

Freescale Semiconductor, Inc.  
Technical Information Center, EL516  
2100 East Elliot Road  
Tempe, Arizona 85284  
1-800-521-6274 or +1-480-768-2130  
[www.freescale.com/support](http://www.freescale.com/support)

### **Europe, Middle East, and Africa:**

Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
[www.freescale.com/support](http://www.freescale.com/support)

### **Japan:**

Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
[support.japan@freescale.com](mailto:support.japan@freescale.com)

### **Asia/Pacific:**

Freescale Semiconductor China Ltd.  
Exchange Building 23F  
No. 118 Jianguo Road  
Chaoyang District  
Beijing 100022  
China  
+86 10 5879 8000  
[support.asia@freescale.com](mailto:support.asia@freescale.com)

### **For Literature Requests Only:**

Freescale Semiconductor Literature Distribution Center  
Denver, Colorado 80217  
1-800-441-2447 or +1-303-675-2140  
Fax: +1-303-675-2150  
[LDCForFreescaleSemiconductor@hibbertgroup.com](mailto:LDCForFreescaleSemiconductor@hibbertgroup.com)

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org.

© Freescale Semiconductor, Inc. 2011. All rights reserved.

## Chapter 1 Overview

1.1	Introduction . . . . .	1-1
1.2	PXD10 family comparison . . . . .	1-1
1.3	Block diagram . . . . .	1-4
1.4	Chip-level features . . . . .	1-4
1.5	Feature details . . . . .	1-7
1.5.1	Low-power operation . . . . .	1-7
1.5.2	e200z0h core processor . . . . .	1-10
1.5.3	Display Control Unit (DCU) . . . . .	1-12
1.5.4	Parallel Data Interface (PDI) . . . . .	1-13
1.5.5	Liquid Crystal Display (LCD) driver . . . . .	1-13
1.5.6	Stepper Motor Controller (SMC) . . . . .	1-14
1.5.7	Stepper Stall Detector (SSD) . . . . .	1-14
1.5.8	Flash memory . . . . .	1-15
1.5.9	Static random-access memory (SRAM) . . . . .	1-15
1.5.10	On-chip graphics SRAM . . . . .	1-15
1.5.11	QuadSPI serial flash controller . . . . .	1-16
1.5.12	Analog-to-digital converter (ADC) . . . . .	1-16
1.5.13	Sound generation logic (SGL) module . . . . .	1-17
1.5.14	Serial communication interface module (UART) . . . . .	1-17
1.5.15	Serial Peripheral Interface (SPI) module . . . . .	1-18
1.5.16	Controller Area Network (CAN) module . . . . .	1-19
1.5.17	Inter-IC Communications (I2C) module . . . . .	1-19
1.5.18	Real Time Counter (RTC) . . . . .	1-20
1.5.19	Enhanced Modular Input/Output System (Timers, PWM) . . . . .	1-20
1.5.20	Periodic interrupt timer (PIT) module . . . . .	1-21
1.5.21	System Timer Module (STM) . . . . .	1-22
1.5.22	Software Watchdog Timer (SWT) . . . . .	1-22
1.5.23	Interrupt Controller (INTC) . . . . .	1-22
1.5.24	System Integration Unit (SIU) . . . . .	1-23
1.5.25	System Clocks and Clock Generation Modules . . . . .	1-23
1.5.26	Crossbar Switch (XBAR) . . . . .	1-24
1.5.27	Enhanced Direct Memory Access (eDMA) . . . . .	1-25
1.5.28	Memory Protection Unit (MPU) . . . . .	1-25
1.5.29	Boot Assist Module (BAM) . . . . .	1-26
1.5.30	IEEE 1149.1 JTAG Controller (JTAGC) . . . . .	1-26
1.5.31	Nexus Development Interface (NDI) . . . . .	1-26
1.6	Developer environment . . . . .	1-27
1.7	How to use the PXD10 documents . . . . .	1-27
1.7.1	The PXD10 document set . . . . .	1-27
1.7.2	Reference manual content . . . . .	1-28
1.8	Using the PXD10 . . . . .	1-29
1.8.1	Hardware design . . . . .	1-29
1.8.2	Input/output pins . . . . .	1-30
1.8.3	Software design . . . . .	1-30
1.8.4	Other features . . . . .	1-31

## Chapter 2 Memory Map

## Chapter 3 Signal Description

3.1	Introduction . . . . .	3-1
3.2	Package pinouts . . . . .	3-2
3.3	Pad configuration during reset phases . . . . .	3-5
3.4	Voltage supply pins . . . . .	3-5
3.5	Pad types . . . . .	3-6
3.6	System pins . . . . .	3-7

3.7	Debug pins	3-7
3.8	Functional ports	3-9
3.9	Signal details	3-27

## Chapter 4 Safety

4.1	Register protection	4-1
4.1.1	Introduction	4-1
4.1.1.1	Overview	4-1
4.1.1.2	Features	4-1
4.1.1.3	Modes of Operation	4-2
4.1.2	External Signal Description	4-2
4.1.3	Memory Map and Register Description	4-2
4.1.3.1	Memory map	4-3
4.1.3.2	Register Description	4-4
4.1.4	Functional Description	4-6
4.1.4.1	General	4-6
4.1.4.2	Change Lock Settings	4-7
4.1.4.3	Access Errors	4-9
4.1.5	Reset	4-10
4.2	Software Watchdog Timer (SWT)	4-10
4.2.1	Overview	4-10
4.2.2	Features	4-10
4.2.3	Modes of operation	4-11
4.2.4	External signal description	4-12
4.2.5	Memory map and register description	4-12
4.2.5.1	Memory map	4-12
4.2.5.2	SWT Control Register (SWT_CR)	4-13
4.2.5.3	SWT Interrupt Register (SWT_IR)	4-14
4.2.5.4	SWT Time-Out Register (SWT_TO)	4-15
4.2.6	Functional Description	4-17

## Chapter 5 Analog-to-Digital Converter (ADC)

5.1	Overview	5-1
5.1.1	Device-specific features	5-1
5.1.2	Device-specific implementation	5-2
5.2	Introduction	5-2
5.3	Functional description	5-3
5.3.1	Analog channel conversion	5-3
5.3.1.1	Normal conversion	5-3
5.3.1.2	Start of normal conversion	5-3
5.3.1.3	Normal conversion operating modes	5-4
5.3.1.4	Injected channel conversion	5-5
5.3.1.5	Abort conversion	5-6
5.3.2	Analog clock generator and conversion timings	5-7
5.3.3	ADC sampling and conversion timing	5-7
5.3.4	Programmable analog watchdog	5-9
5.3.4.1	Introduction	5-9
5.3.5	DMA functionality	5-10
5.3.6	Interrupts	5-10
5.3.7	External decode signals delay	5-11
5.3.8	Power-down mode	5-11
5.3.9	Auto-clock-off mode	5-11
5.4	Register descriptions	5-11
5.4.1	Introduction	5-11
5.4.2	Control logic registers	5-15
5.4.2.1	Main Configuration Register (MCR)	5-15
5.4.2.2	Main Status Register (MSR)	5-18
5.4.3	Interrupt registers	5-19

5.4.3.1	Interrupt Status Register (ISR)	5-19
5.4.3.2	Channel Pending Registers (CEOCFR[1..2])	5-20
5.4.3.3	Interrupt Mask Register (IMR)	5-21
5.4.3.4	Channel Interrupt Mask Register (CIMR[1..2])	5-23
5.4.3.5	Watchdog Threshold Interrupt Status Register (WTISR)	5-24
5.4.3.6	Watchdog Threshold Interrupt Mask Register (WTIMR)	5-24
5.4.4	DMA registers	5-26
5.4.4.1	DMA Enable Register (DMAE)	5-26
5.4.4.2	DMA Channel Select Register (DMAR[1..2])	5-27
5.4.5	Threshold registers	5-28
5.4.5.1	Introduction	5-28
5.4.5.2	Threshold Control Register (TRCx, x = [0..3])	5-28
5.4.5.3	Threshold Register (THRHLR[0:3])	5-29
5.4.6	Conversion timing registers CTR[1..2]	5-30
5.4.7	Mask registers	5-31
5.4.7.1	Introduction	5-31
5.4.7.2	Normal Conversion Mask Registers (NCOMR[1..2])	5-31
5.4.7.3	Injected Conversion Mask Registers (JCOMR[1..2])	5-32
5.4.8	Delay registers	5-33
5.4.8.1	Decode Signals Delay Register (DSDR)	5-33
5.4.8.2	Power-down Exit Delay Register (PDEDR)	5-33
5.4.9	Data registers	5-35
5.4.9.1	Introduction	5-35
5.4.9.2	Channel Data Register (CDR[0..95])	5-35

## Chapter 6 Boot Assist Module (BAM)

6.1	Overview	6-1
6.2	Features	6-1
6.3	Boot modes	6-1
6.4	Memory map	6-2
6.5	Functional description	6-2
6.5.1	Entering boot modes	6-2
6.5.2	Reset Configuration Half Word Source (RCHW)	6-4
6.5.3	Single Chip Boot Mode	6-5
6.5.3.1	Boot and alternate boot	6-6
6.5.4	Boot through BAM	6-6
6.5.4.1	Executing BAM	6-6
6.5.4.2	BAM software flow	6-7
6.5.4.3	BAM resources	6-8
6.5.4.4	Download and execute the new code	6-9
6.5.4.5	Download 64-bit password and password check	6-9
6.5.4.6	Download start address, VLE bit and code size	6-10
6.5.4.7	Download data	6-11
6.5.4.8	Execute code	6-11
6.5.5	Boot from UART	6-12
6.5.5.1	Configuration	6-12
6.5.5.2	Protocol	6-12
6.5.6	Bootstrap with CAN	6-13
6.5.6.1	Configuration	6-13
6.6	Protocol	6-14
6.6.1	Interrupts	6-14

## Chapter 7 CAN Sampler

7.1	Introduction	7-1
7.2	Main features	7-2
7.3	Register description	7-2
7.3.1	CAN Sampler Control Register	7-2
7.3.2	CAN Sampler Sample Registers 0–11	7-3

7.4	Functional description . . . . .	7-4
7.4.1	Enabling/disabling the CAN Sampler . . . . .	7-5
7.4.2	Selecting the Rx port . . . . .	7-5
7.4.3	Baud rate generation . . . . .	7-5
7.5	Register Map . . . . .	7-6

## Chapter 8 Clock Description

8.1	Clock architecture . . . . .	8-1
8.2	Auxiliary clocks . . . . .	8-2
8.3	Clock gating . . . . .	8-3
8.4	Clock Generation Module (MC_CGM) . . . . .	8-4
8.4.1	Introduction . . . . .	8-4
8.4.1.1	Overview . . . . .	8-4
8.4.1.2	Features . . . . .	8-5
8.4.1.3	Modes of Operation . . . . .	8-6
8.4.2	External Signal Description . . . . .	8-6
8.4.3	Memory Map and Register Definition . . . . .	8-6
8.4.3.1	Register Descriptions . . . . .	8-10
8.4.4	Functional Description . . . . .	8-18
8.4.4.1	System Clock Generation . . . . .	8-18
8.4.4.2	Auxiliary Clock Generation . . . . .	8-18
8.4.4.3	Output Clock Multiplexing . . . . .	8-24
8.4.4.4	Output Clock Division Selection . . . . .	8-24
8.5	FXOSC external oscillator . . . . .	8-24
8.5.1	Main features . . . . .	8-25
8.5.2	Functional Description . . . . .	8-25
8.5.3	Register description . . . . .	8-26
8.6	32 kHz OSC digital interface . . . . .	8-27
8.6.1	Introduction . . . . .	8-27
8.6.2	Main features . . . . .	8-27
8.6.3	Functional description . . . . .	8-27
8.6.4	Register description . . . . .	8-28
8.7	SIRC digital interface . . . . .	8-29
8.7.1	Introduction . . . . .	8-29
8.7.2	Low Power RC Oscillator (128 kHz) . . . . .	8-29
8.7.3	Register description . . . . .	8-30
8.8	FIRC digital interface . . . . .	8-30
8.8.1	Introduction . . . . .	8-30
8.8.2	Functional Description (16 MHz) . . . . .	8-31
8.8.3	Register Description . . . . .	8-31
8.9	Frequency-modulated phase locked loops and system clocks (FMPLL0 and FMPLL1) . . . . .	8-32
8.9.1	Introduction . . . . .	8-32
8.9.2	Overview . . . . .	8-32
8.9.3	Features . . . . .	8-32
8.9.4	Memory map . . . . .	8-33
8.9.5	Register description . . . . .	8-33
8.9.5.1	Control register (CR) . . . . .	8-34
8.9.5.2	Modulation register (MR) . . . . .	8-36
8.9.6	Functional description . . . . .	8-37
8.9.6.1	Normal mode . . . . .	8-37
8.9.6.2	Progressive clock switching . . . . .	8-37
8.9.6.3	Normal Mode with frequency modulation . . . . .	8-38
8.9.6.4	Powerdown mode . . . . .	8-39
8.9.6.5	1:1 Mode (FMPLL0 only) . . . . .	8-39
8.9.7	Recommendations . . . . .	8-40
8.10	Clock Monitor Unit (CMU) . . . . .	8-40
8.10.1	Introduction . . . . .	8-40
8.10.2	Main features . . . . .	8-41
8.10.3	Block diagram . . . . .	8-42
8.10.4	Functional description . . . . .	8-42
8.10.4.1	Crystal clock monitor . . . . .	8-43

8.10.4.2PLL clock monitor .....	8-43
8.10.4.3Frequency meter .....	8-43
8.10.5 Memory Map and Register Description .....	8-44
8.10.5.1Control Status Register (CMU_CSR) .....	8-44
8.10.5.2Frequency Display Register (CMU_FDR) .....	8-45
8.10.5.3High Frequency Reference Register FMPLL0 (CMU_HFREFR) .....	8-46
8.10.5.4Low Frequency Reference Register FMPLL0 (CMU_LFREFR) .....	8-46
8.10.5.5Interrupt Status Register (CMU_ISR) .....	8-47
8.10.5.6Measurement Duration Register (CMU_MDR) .....	8-48
8.10.6 Register map .....	8-48

## Chapter 9

### Configurable Enhanced Modular IO Subsystem (eMIOS200)

9.1 Device-specific information .....	9-1
9.1.1 Unsupported features .....	9-1
9.1.2 Device-specific configuration .....	9-1
9.1.3 eMIOS clocking configuration .....	9-2
9.1.4 PXD10 family comparison .....	9-2
9.1.5 Channel Types .....	9-2
9.1.6 Unified Channel Block .....	9-4
9.1.6.1 Channel Mode Selection .....	9-4
9.2 Introduction .....	9-6
9.2.1 Overview .....	9-7
9.2.2 Features .....	9-7
9.2.3 Modes of Operation .....	9-7
9.3 External Signal Description .....	9-8
9.3.1 Overview .....	9-8
9.3.2 Detailed Signal Descriptions .....	9-8
9.3.2.1 emios <sub>i</sub> [n] - eMIOS200 Channel Input Signal .....	9-8
9.3.2.2 emios <sub>o</sub> [n] - eMIOS200 Channel Output Signal .....	9-8
9.3.2.3 emios_flag_out[n] - eMIOS200 Channel Flag Signal .....	9-8
9.4 Memory map and register description .....	9-9
9.4.1 Memory map .....	9-9
9.4.1.1 Unified Channel Memory Map .....	9-9
9.4.2 Register description .....	9-10
9.4.2.1 eMIOS200 Module Configuration Register (EMIOSMCR) .....	9-10
9.4.2.2 eMIOS200 Global FLAG Register (EMIOSGFLAG) .....	9-12
9.4.2.3 eMIOS200 Output Update Disable (EMIOSOUDIS) .....	9-13
9.4.2.4 eMIOS200 Disable Channel (EMIOSUCDIS) .....	9-14
9.4.2.5 eMIOS200 UC A Register (EMIOSA[n]) .....	9-16
9.4.2.6 eMIOS200 UC B Register (EMIOSB[n]) .....	9-17
9.4.2.7 eMIOS200 UC Counter Register (EMIOSCNT[n]) .....	9-18
9.4.2.8 eMIOS200 UC Control Register (EMIOSC[n]) .....	9-18
9.4.2.9 eMIOS200 UC Status Register (EMIOSS[n]) .....	9-23
9.4.2.10eMIOS200 UC Alternate A Register (EMIOSALTA[n]) .....	9-24
9.5 Functional Description .....	9-25
9.5.1 Unified Channel (UC) .....	9-27
9.5.1.1 UC Modes of Operation .....	9-28
9.5.1.2 Input Programmable Filter (IPF) .....	9-42
9.5.1.3 Clock Prescaler (CP) .....	9-43
9.5.1.4 Effect of Freeze on the Unified Channel .....	9-44
9.5.2 IP Bus Interface Unit (BIU) .....	9-44
9.5.2.1 Effect of Freeze on the BIU .....	9-44
9.5.3 Real-Time Signal Client submodule (REDC) .....	9-44
9.5.3.1 Effect of Freeze on the REDC .....	9-45
9.5.4 Global Clock Prescaler Submodule (GCP) .....	9-45
9.5.4.1 Effect of Freeze on the GCP .....	9-45
9.6 Initialization/Application Information .....	9-46
9.6.1 Considerations .....	9-46
9.6.2 Application Information .....	9-46
9.6.2.1 Time Base Generation .....	9-46
9.6.2.2 Coherent Accesses .....	9-48



## Chapter 10 Crossbar Switch (XBAR)

10.1	Introduction	10-1
10.2	Block diagram	10-1
10.3	Overview	10-1
10.4	Features	10-2
10.5	Modes of operation	10-2
10.5.1	Normal mode	10-2
10.5.2	Debug mode	10-2
10.6	Functional description	10-2
10.6.1	Overview	10-2
10.6.2	General operation	10-3
10.6.3	Master ports	10-3
10.6.4	Slave ports	10-4
10.6.5	Priority assignment	10-4
10.6.6	Arbitration	10-4
10.6.6.1	Fixed priority operation	10-4

## Chapter 11 Deserial Serial Peripheral Interface (DSPI)

11.1	Introduction	11-1
11.2	Block diagram	11-1
11.3	Overview	11-2
11.4	Features	11-2
11.5	Modes of operation	11-3
11.5.1	Master Mode	11-3
11.5.2	Slave Mode	11-4
11.5.3	Module Disable Mode	11-4
11.5.4	External Stop Mode	11-4
11.5.5	Debug Mode	11-4
11.6	External signal description	11-4
11.6.1	Signal overview	11-4
11.6.2	Signal names and descriptions	11-5
11.6.2.1	Peripheral Chip Select / Slave Select (CS <sub>0</sub> )	11-5
11.6.2.2	Peripheral Chip Selects 1–2 (CS <sub>1:2</sub> )	11-5
11.6.2.3	Serial Input (SIN <sub>x</sub> )	11-5
11.6.2.4	Serial Output (SOUT <sub>x</sub> )	11-5
11.6.2.5	Serial Clock (SCK <sub>x</sub> )	11-5
11.7	Memory map and register description	11-6
11.7.1	Memory map	11-6
11.7.2	Register description	11-7
11.7.2.1	DSPI Module Configuration Register (DSPI <sub>x</sub> _MCR)	11-7
11.7.2.2	DSPI Transfer Count Register (DSPI <sub>x</sub> _TCR)	11-9
11.7.2.3	DSPI Clock and Transfer Attributes Registers 0–7 (DSPI <sub>x</sub> _CTAR <sub>n</sub> )	11-10
11.7.2.4	DSPI Status Register (DSPI <sub>x</sub> _SR)	11-16
11.7.2.5	DSPI DMA / Interrupt Request Select and Enable Register (DSPI <sub>x</sub> _RSER)	11-18
11.7.2.6	DSPI PUSH TX FIFO Register (DSPI <sub>x</sub> _PUSHR)	11-20
11.7.2.7	DSPI POP RX FIFO Register (DSPI <sub>x</sub> _POPR)	11-22
11.7.2.8	DSPI Transmit FIFO Registers 0–4 (DSPI <sub>x</sub> _TXFR <sub>n</sub> )	11-23
11.7.2.9	DSPI Receive FIFO Registers 0–4 (DSPI <sub>x</sub> _RXFR <sub>n</sub> )	11-24
11.8	Functional Description	11-24
11.8.1	Modes of Operation	11-25
11.8.1.1	Master Mode	11-26
11.8.1.2	Slave Mode	11-26
11.8.1.3	Module Disable Mode	11-26
11.8.1.4	External Stop Mode	11-26
11.8.1.5	Debug Mode	11-26
11.8.2	Start and Stop of DSPI Transfers	11-27

11.8.3	Serial Peripheral Interface (SPI) Configuration	11-27
11.8.3.1	SPI Master Mode	11-28
11.8.3.2	SPI Slave Mode	11-28
11.8.3.3	FIFO Disable Operation	11-28
11.8.3.4	Transmit First In First Out (TX FIFO) Buffering Mechanism	11-29
11.8.3.5	Receive First In First Out (RX FIFO) Buffering Mechanism	11-30
11.8.4	DSPI Baud Rate and Clock Delay Generation	11-31
11.8.4.1	Baud Rate Generator	11-31
11.8.4.2	CS to SCK Delay (tCSC)	11-31
11.8.4.3	After SCK Delay (tASC)	11-32
11.8.4.4	Delay after Transfer (tDT)	11-32
11.8.5	Transfer Formats	11-33
11.8.5.1	Classic SPI Transfer Format (CPHA = 0)	11-35
11.8.5.2	Classic SPI Transfer Format (CPHA = 1)	11-36
11.8.5.3	Modified SPI Transfer Format (MTFE = 1, CPHA = 0)	11-37
11.8.5.4	Modified SPI Transfer Format (MTFE = 1, CPHA = 1)	11-38
11.8.5.5	Continuous Selection Format	11-39
11.8.5.6	Clock Polarity Switching between DSPI Transfers	11-40
11.8.6	Continuous Serial Communications Clock	11-41
11.8.7	Interrupts/DMA Requests	11-43
11.8.7.1	End of Queue Interrupt Request (EOQF)	11-43
11.8.7.2	Transmit FIFO Fill Interrupt or DMA Request (TFFF)	11-43
11.8.7.3	Transfer Complete Interrupt Request (TCF)	11-43
11.8.7.4	Transmit FIFO Underflow Interrupt Request (TFUF)	11-44
11.8.7.5	Receive FIFO Drain Interrupt or DMA Request (RFDF)	11-44
11.8.7.6	Receive FIFO Overflow Interrupt Request (RFOF)	11-44
11.8.7.7	FIFO Overrun Request (TFUF) or (RFOF)	11-44
11.8.8	Power Saving Features	11-44
11.8.8.1	External Stop Mode	11-44
11.8.8.2	Module Disable Mode	11-45
11.8.8.3	Slave Interface Signal Gating	11-45
11.9	Initialization and Application Information	11-45
11.9.1	How to Change Queues	11-45
11.9.2	Baud Rate Settings	11-46
11.9.3	Delay Settings	11-47
11.9.4	Calculation of FIFO Pointer Addresses	11-47
11.9.4.1	Address Calculation for the First-in Entry and Last-in Entry in the TX FIFO	11-48
11.9.4.2	Address Calculation for the First-in Entry and Last-in Entry in the RX FIFO	11-48

## Chapter 12 Display Control Unit (DCU)

12.1	Introduction	12-1
12.1.1	Overview	12-2
12.1.2	Features	12-3
12.1.3	Modes of Operation	12-4
12.2	External Signal Description	12-4
12.2.1	Overview	12-4
12.2.2	Detailed Signal Descriptions	12-5
12.3	Memory Map and Register Definition	12-6
12.3.1	Memory Map	12-6
12.3.2	Register map	12-6
12.3.3	Register Summary	12-12
12.3.4	Register Descriptions	12-22
12.3.4.1	Control Descriptor LO_1 Register (CtrlDescLO_1)	12-22
12.3.4.2	Control Descriptor LO_2 Register	12-23
12.3.4.3	Control Descriptor LO_3 Register	12-24
12.3.4.4	Control Descriptor LO_4 Register	12-25
12.3.4.5	Control Descriptor LO_5 Register	12-27
12.3.4.6	Control Descriptor LO_6 Register	12-28
12.3.4.7	Control Descriptor LO_7 Register	12-30
12.3.4.8	Control Descriptor Cursor 1 Register (CtrlDescCursor_1)	12-30
12.3.4.9	Control Descriptor Cursor 2 Register (CtrlDescCursor_2)	12-31

12.3.4.10	Control Descriptor Cursor 3 Register (CtrlDescCursor_3)	12-32
12.3.4.11	Control Descriptor Cursor 4 Register (CtrlDescCursor_4)	12-32
12.3.4.12	DCU Mode Register (DCU_MODE)	12-33
12.3.4.13	BGND Register	12-35
12.3.4.14	DISP_SIZE Register	12-36
12.3.4.15	HSYN_PARA Register	12-37
12.3.4.16	VSYN_PARA Register	12-37
12.3.4.17	SYN_POL Register	12-38
12.3.4.18	Threshold Register	12-40
12.3.4.19	Interrupt Status Register (INT_STATUS)	12-40
12.3.4.20	Interrupt Mask Register (INT_MASK)	12-42
12.3.4.21	COLBAR Registers	12-44
12.3.4.22	Divide Ratio Register (DIV_RATIO)	12-48
12.3.4.23	SIGN_CALC_1 Register	12-49
12.3.4.24	SIGN_CALC_2 Register	12-50
12.3.4.25	CRC_VAL Register	12-50
12.3.4.26	PDI Status Register	12-51
12.3.4.27	PDI Status Mask Register	12-52
12.3.4.28	PARR_ERR status Register	12-54
12.3.4.29	Mask PARR_ERR status register	12-56
12.3.4.30	THRESHOLD_INP_BUF_1 Register	12-58
12.3.4.31	THRESHOLD_INP_BUF_2 Register	12-59
12.3.4.32	LUMA Component Register	12-60
12.3.4.33	Red Chroma Components	12-60
12.3.4.34	Green Chroma Component Register	12-61
12.3.4.35	BLUE chroma Component Register	12-62
12.3.4.36	CRC_POS Register	12-62
12.3.4.37	FG0_FCOLOR Register	12-63
12.3.4.38	FG0_bcolor	12-64
12.3.4.39	Global Protection Register	12-65
12.3.4.40	Soft Lock Bit Register L0	12-66
12.3.4.41	Soft Lock Bit Register L1	12-68
12.3.4.42	Soft Lock DISP_SIZE Register	12-69
12.3.4.43	Soft Lock HSYNC/VSYNC PARA Register	12-70
12.3.4.44	Soft Lock POL Register	12-71
12.3.4.45	Soft Lock L0_TRANSP Register	12-71
12.3.4.46	Soft Lock L1_TRANSP Register	12-73
12.4	Functional description	12-73
12.4.1	Graphic sources	12-74
12.4.2	TFT LCD panel configuration	12-74
12.4.3	DCU Mode selection and background color	12-76
12.4.4	Proper sequence for enabling and disabling the DCU	12-77
12.4.5	Layer configuration and blending	12-77
12.4.5.1	Blending priority of layers	12-77
12.4.5.2	Control Descriptors	12-80
12.4.5.3	Layer size and positioning	12-80
12.4.5.4	Graphics and data format	12-81
12.4.5.5	Alpha and Chroma-key blending	12-83
12.4.5.6	Transparency mode and blending	12-90
12.4.5.7	Luminance mode	12-93
12.4.5.8	Tile mode	12-93
12.4.6	Hardware cursor	12-94
12.4.7	CLUT/Tile RAM	12-96
12.4.8	Gamma correction	12-97
12.5	Timing, Error and Interrupt Management	12-97
12.5.1	Synchronizing to panel frame rate	12-98
12.5.2	Managing the DCU FIFOs and DMA activity	12-98
12.5.3	Error detection	12-100
12.5.4	Interrupt generation	12-100
12.6	Register protection	12-101
12.6.1	Operation of scheme	12-101
12.6.2	List of protected registers	12-102
12.7	Safety Mode	12-102

12.7.1 CRC Area Description . . . . .	12-103
12.7.1.1 Relationship between various input signals . . . . .	12-103
12.7.2 Features . . . . .	12-105
12.7.3 Programming for Debug Mode . . . . .	12-106
12.7.4 Programming of Tag Mode . . . . .	12-106
12.8 Parallel Data Interface (Camera Interface) . . . . .	12-106
12.8.1 ITU-R BT.656 sync information extraction . . . . .	12-107
12.8.2 PDI Interface Description . . . . .	12-108
12.8.2.1 Introduction . . . . .	12-108
12.8.2.2 PDI interaction with other modules . . . . .	12-109
12.8.2.3 Features . . . . .	12-110
12.8.2.4 Normal and Narrow Mode . . . . .	12-110
12.8.2.5 Modes of operation based on sync extraction . . . . .	12-112
12.8.2.6 Mode of Operation Depending on PDI_datain . . . . .	12-116
12.8.2.7 PDI-related interrupts . . . . .	12-117
12.9 DCU initialization . . . . .	12-117
12.10 Glossary . . . . .	12-118

## Chapter 13 DMA Channel Mux (DMACHMUX)

13.1 Introduction . . . . .	13-1
13.1.1 Overview . . . . .	13-1
13.1.2 Features . . . . .	13-1
13.1.3 Modes of Operation . . . . .	13-2
13.2 External Signal Description . . . . .	13-2
13.2.1 Overview . . . . .	13-2
13.3 Memory Map and Register Definition . . . . .	13-2
13.3.1 Register descriptions . . . . .	13-3
13.3.1.1 Channel configuration registers . . . . .	13-3
13.4 Functional description . . . . .	13-6
13.4.1 DMA Channels with periodic triggering capability . . . . .	13-6
13.4.2 DMA Channels with no triggering capability . . . . .	13-8
13.4.3 "Always Enabled" DMA Sources . . . . .	13-8
13.5 Initialization/Application Information . . . . .	13-9
13.5.1 Reset . . . . .	13-9
13.5.2 Enabling and Configuring Sources . . . . .	13-9

## Chapter 14 e200z0h Core

14.1 Overview . . . . .	14-1
14.2 Features . . . . .	14-1
14.2.1 Microarchitecture summary . . . . .	14-2
14.2.1.1 Block diagram . . . . .	14-3
14.2.1.2 Instruction unit features . . . . .	14-3
14.2.1.3 Integer unit features . . . . .	14-4
14.2.1.4 Load/store unit features . . . . .	14-4
14.2.1.5 e200z0h system bus features . . . . .	14-4
14.3 Core registers and programmer's model . . . . .	14-4
14.3.1 Unimplemented SPRs and Read-only SPRs . . . . .	14-7
14.4 Instruction summary . . . . .	14-7

## Chapter 15 Enhanced Direct Memory Access (eDMA)

15.1 Introduction . . . . .	15-1
15.1.1 Overview . . . . .	15-2
15.1.2 Features . . . . .	15-2
15.2 Memory map/register definition . . . . .	15-8
15.2.1 Register descriptions . . . . .	15-9

15.2.1.1	DMA Control Register (DMACR)	15-9
15.2.1.2	DMA Error Status (DMAES)	15-13
15.2.1.3	DMA Enable Request (DMAERQH, DMAERQL)	15-15
15.2.1.4	DMA Enable Error Interrupt (DMAEEIH, DMAEEIL)	15-16
15.2.1.5	DMA Set Enable Request (DMASERQ)	15-17
15.2.1.6	DMA Clear Enable Request (DMACERQ)	15-18
15.2.1.7	DMA Set Enable Error Interrupt (DMASEEI)	15-18
15.2.1.8	DMA Clear Enable Error Interrupt (DMACEEI)	15-19
15.2.1.9	DMA Clear Interrupt Request (DMACINT)	15-20
15.2.1.10	DMA Clear Error (DMACERR)	15-20
15.2.1.11	DMA Set START Bit (DMASSRT)	15-21
15.2.1.12	DMA Clear DONE Status (DMACDNE)	15-21
15.2.1.13	DMA Interrupt Request (DMAINTH, DMAINTL)	15-22
15.2.1.14	DMA Error (DMAERRH, DMAERRL)	15-23
15.2.1.15	DMA Hardware Request Status (DMAHRSH, DMAHRSL)	15-24
15.2.1.16	DMA General Purpose Output Register (DMAGPOR)	15-25
15.2.1.17	DMA Channel n Priority (DCHPRIn), n = 0,..., {15,31,63}	15-26
15.2.1.18	Transfer Control Descriptor (TCD)	15-27
15.3	Functional description	15-39
15.3.1	DMA microarchitecture	15-39
15.3.2	DMA basic data flow	15-40
15.3.3	DMA performance	15-43
15.4	Initialization/application information	15-46
15.4.1	DMA initialization	15-46
15.4.2	DMA programming errors	15-47
15.4.3	DMA arbitration mode considerations	15-48
15.4.3.1	Fixed group arbitration, fixed channel arbitration	15-48
15.4.3.2	Round-robin group arbitration, fixed channel arbitration	15-48
15.4.3.3	Round-robin group arbitration, round-robin channel arbitration	15-48
15.4.3.4	Fixed group arbitration, round-robin channel arbitration	15-49
15.4.4	DMA transfer	15-49
15.4.4.1	Single request	15-49
15.4.4.2	Multiple requests	15-50
15.4.5	TCD status	15-52
15.4.5.1	Minor loop complete	15-52
15.4.5.2	Active channel TCD reads	15-53
15.4.5.3	Preemption status	15-53
15.4.6	Channel linking	15-53
15.4.7	Dynamic programming	15-54
15.4.7.1	Dynamic priority changing	15-54
15.4.7.2	Dynamic channel linking and dynamic scatter/gather	15-54
15.4.8	Hardware request release timing	15-55

## Chapter 16

### Error Correction Status Module (ECSM)

16.1	Introduction	16-1
16.2	Overview	16-1
16.3	Features	16-1
16.4	Memory map and register description	16-1
16.4.1	Memory map	16-1
16.4.2	Register description	16-2
16.4.2.1	Processor Core Type (PCT) Register	16-3
16.4.2.2	Revision (REV) Register	16-3
16.4.2.3	Miscellaneous Reset Status Register (MRSR)	16-4
16.4.2.4	Miscellaneous Wakeup Control Register (MWCR)	16-4
16.4.2.5	Miscellaneous Interrupt Register (MIR)	16-5
16.4.2.6	Miscellaneous User-Defined Control Register (MUDCR)	16-6
16.4.2.7	ECC registers	16-7
16.4.2.8	ECC Configuration Register (ECR)	16-8
16.4.2.9	ECC Status Register (ESR)	16-9
16.4.2.10	ECC Error Generation Register (EEGR)	16-11
16.4.2.11	Flash ECC Address Register (FEAR)	16-14

16.4.2.12Flash ECC Master Number Register (FEMR) .....	16-15
16.4.2.13Flash ECC Attributes (FEAT) register .....	16-16
16.4.2.14Flash ECC Data Register (FEDR) .....	16-16
16.4.2.15RAM ECC Address Register (REAR) .....	16-17
16.4.2.16RAM ECC Syndrome Register (RESR) .....	16-18
16.4.2.17RAM ECC Master Number Register (REMR) .....	16-20
16.4.2.18RAM ECC Attributes (REAT) register .....	16-21
16.4.2.19RAM ECC Data Register (REDR) .....	16-21
16.4.3 High Priority Enables .....	16-22
16.4.4 Spp_ips_reg_protection .....	16-23

## Chapter 17 Flash Memory

17.1 Introduction .....	17-1
17.2 Program flash memory (Code Flash 0 and Code Flash 1) .....	17-1
17.2.1 Introduction .....	17-1
17.2.2 Main Features .....	17-2
17.2.3 Block Diagram .....	17-2
17.2.4 Functional description .....	17-3
17.2.4.1Macrocell structure .....	17-3
17.2.4.2Flash module sectorization .....	17-4
17.2.5 User Mode Operation .....	17-7
17.2.5.1Reset .....	17-8
17.2.5.2Power-Down Mode .....	17-8
17.2.5.3Low Power Mode .....	17-9
17.2.6 Register description .....	17-9
17.2.6.1Module Configuration Register (MCR) .....	17-11
17.2.6.2Low/Mid address space block Locking register (LML) .....	17-16
17.2.6.3Non-volatile Low/Mid address space block Locking register (NVLML) .....	17-16
17.2.6.4High address space Block Locking register (HBL) .....	17-18
17.2.6.5Non-volatile High address space Block Locking register (NVHBL) .....	17-18
17.2.6.6Secondary Low/mid address space block Locking register (SLL) .....	17-19
17.2.6.7Non-volatile Secondary Low/mid address space block Locking reg (NVSSL) .....	17-20
17.2.6.8Low/Mid address space block Select register (LMS) .....	17-22
17.2.6.9High address space Block Select register (HBS) .....	17-23
17.2.6.10Address Register (ADR) .....	17-24
17.2.6.11Bus Interface Unit 0 register (BIU0) .....	17-25
17.2.6.12Bus Interface Unit 1 register (BIU1) .....	17-26
17.2.6.13Bus Interface Unit 2 register (BIU2) .....	17-26
17.2.6.14Non-volatile Bus Interface Unit 2 register (NVBIU2) .....	17-27
17.2.6.15User Test 0 register (UT0) .....	17-28
17.2.6.16User Test 1 register (UT1) .....	17-30
17.2.6.17User Test 2 register (UT2) .....	17-30
17.2.6.18User Multiple Input Signature Register 0 (UMISR0) .....	17-31
17.2.6.19User Multiple Input Signature Register 1 (UMISR1) .....	17-32
17.2.6.20User Multiple Input Signature Register 2 (UMISR2) .....	17-32
17.2.6.21User Multiple Input Signature Register 3 (UMISR3) .....	17-33
17.2.6.22User Multiple Input Signature Register 4 (UMISR4) .....	17-34
17.2.6.23Non-volatile private censorship PassWord 0 register (NVPWD0) .....	17-34
17.2.6.24Non-volatile private censorship PassWord 1 register (NVPWD1) .....	17-35
17.2.6.25Non-volatile System Censoring Information 0 register (NVSCI0) .....	17-35
17.2.6.26Non-volatile System Censoring Information 1 register (NVSCI1) .....	17-36
17.2.6.27Non-volatile User Options register (NVUSRO) .....	17-37
17.2.7 Programming Considerations .....	17-38
17.2.7.1Modify Operation .....	17-38
17.2.7.2Error Correction Code .....	17-46
17.2.7.3Protection Strategy .....	17-46
17.3 Data flash memory .....	17-48
17.3.1 Introduction .....	17-48
17.3.2 Main Features .....	17-49
17.3.3 Block Diagram .....	17-49
17.3.4 Functional Description .....	17-50

17.3.4.1	Macrocell Structure	17-50
17.3.4.2	Flash module sectorization	17-50
17.3.5	User Mode Operation	17-52
17.3.5.1	Reset	17-52
17.3.5.2	Power-Down Mode	17-53
17.3.5.3	Low Power Mode	17-53
17.3.6	Register description	17-54
17.3.6.1	Module Configuration Register (MCR)	17-55
17.3.6.2	Low/Mid address space block Locking register (LML)	17-59
17.3.6.3	Non-volatile Low/Mid address space block Locking register (NVLML)	17-59
17.3.6.4	High address space Block Locking register (HBL)	17-61
17.3.6.5	Non-volatile High address space Block Locking register (NVHBL)	17-61
17.3.6.6	Secondary Low/mid address space block Locking register (SLL)	17-62
17.3.6.7	Non-volatile Secondary Low/mid address space block Locking reg (NVSLL)	17-63
17.3.6.8	Low/Mid address space block Select register (LMS)	17-65
17.3.6.9	High address space Block Select register (HBS)	17-66
17.3.6.10	Address Register (ADR)	17-67
17.3.6.11	User Test 0 register (UT0)	17-68
17.3.6.12	User Test 1 register (UT1)	17-70
17.3.6.13	User Test 2 register (UT2)	17-71
17.3.6.14	User Multiple Input Signature Register 0 (UMISR0)	17-72
17.3.6.15	User Multiple Input Signature Register 1 (UMISR1)	17-72
17.3.6.16	User Multiple Input Signature Register 2 (UMISR2)	17-73
17.3.6.17	User Multiple Input Signature Register 3 (UMISR3)	17-74
17.3.6.18	User Multiple Input Signature Register 4 (UMISR4)	17-74
17.3.7	Programming considerations	17-75
17.3.7.1	Modify Operation	17-75
17.3.7.2	Double Word Program	17-76
17.3.7.3	Sector Erase	17-78
17.3.7.4	User Test Mode	17-80
17.3.8	Error Correction Code	17-83
17.3.8.1	ECC algorithm	17-83
17.3.8.2	Bit manipulation	17-84
17.3.8.3	EEPROM emulation	17-84
17.3.9	Protection Strategy	17-84
17.3.9.1	Modify Protection	17-85
17.3.9.2	Censored Mode	17-85
17.4	Platform flash controller (PFLASH2P_LCA)	17-86
17.4.1	Introduction	17-86
17.4.1.1	Overview	17-88
17.4.1.2	Features	17-88
17.4.1.3	Modes of Operation	17-91
17.4.2	External Signal Descriptions	17-91
17.4.3	Memory Map and Register Definition	17-91
17.4.3.1	Memory Map	17-91
17.4.3.2	Register Descriptions	17-93
17.4.4	Functional Description	17-101
17.4.4.1	Access Protections	17-102
17.4.4.2	Read Cycles - Buffer Miss	17-102
17.4.4.3	Read Cycles - Buffer Hit	17-103
17.4.4.4	Write Cycles	17-103
17.4.4.5	Error Termination	17-103
17.4.4.6	Access Pipelining	17-104
17.4.4.7	Flash Error Response Operation	17-104
17.4.4.8	Bank 0 and 2 Page Read Buffers and Prefetch Operation	17-104
17.4.4.9	Bank1 Temporary Holding Registers	17-107
17.4.4.10	Input Port Arbitration	17-107
17.4.4.11	Read-While-Write Functionality	17-108
17.4.4.12	Wait-State Emulation	17-109
17.4.4.13	Timing Diagrams	17-110
17.5	Initialization / Application Information	17-116
17.5.1	Background	17-116
17.5.2	Flash memory setting recommendations	17-117

## Chapter 18 FlexCAN

18.1	Introduction	18-1
18.1.1	Overview	18-1
18.1.2	FlexCAN module features	18-2
18.1.3	Modes of operation	18-3
18.2	External signal description	18-3
18.2.1	Overview	18-3
18.2.2	Signal descriptions	18-4
18.2.2.1	CAN Rx	18-4
18.2.2.2	CAN Tx	18-4
18.3	Memory map and register description	18-4
18.3.1	FlexCAN memory mapping	18-4
18.3.2	Message Buffer Structure	18-6
18.3.3	Rx FIFO Structure	18-9
18.3.4	Register descriptions	18-11
18.3.4.1	Module Configuration Register (MCR)	18-11
18.3.4.2	Control Register (CTRL)	18-15
18.3.4.3	Free Running Timer (TIMER)	18-18
18.3.4.4	Rx Global Mask (RXGMASK)	18-19
18.3.4.5	Rx 14 Mask (RX14MASK)	18-20
18.3.4.6	Rx 15 Mask (RX15MASK)	18-20
18.3.4.7	Error Counter Register (ECR)	18-21
18.3.4.8	Error and Status Register (ESR)	18-22
18.3.4.9	Interrupt Mask Register High (IMRH)	18-25
18.3.4.10	Interrupt Mask Register Low (IMRL)	18-26
18.3.4.11	Interrupt Flag Register High (IFRH)	18-26
18.3.4.12	Interrupt Flag Register Low (IFRL)	18-27
18.3.4.13	Rx Individual Mask Registers (RXIMR0–RXIMR63)	18-28
18.4	Functional description	18-29
18.4.1	Overview	18-29
18.4.2	Transmit process	18-30
18.4.3	Arbitration process	18-30
18.4.4	Receive process	18-31
18.4.5	Matching process	18-33
18.4.6	Data Coherence	18-34
18.4.6.1	Transmission Abort Mechanism	18-34
18.4.6.2	Message Buffer Deactivation	18-35
18.4.6.3	Message Buffer Lock Mechanism	18-36
18.4.7	Rx FIFO	18-36
18.4.8	CAN Protocol Related Features	18-37
18.4.8.1	Remote Frames	18-37
18.4.8.2	Overload Frames	18-38
18.4.8.3	Time Stamp	18-38
18.4.8.4	Protocol Timing	18-38
18.4.8.5	Arbitration and Matching Timing	18-41
18.4.9	Modes of operation: Details	18-42
18.4.9.1	Freeze Mode	18-42
18.4.9.2	Module Disable Mode	18-42
18.4.10	Interrupts	18-43
18.4.11	Bus Interface	18-43
18.5	Initialization/application information	18-44
18.5.1	FlexCAN initialization sequence	18-44
18.5.2	FlexCAN Addressing and RAM size configurations	18-45

## Chapter 19 IEEE 1149.1 Test Access Port Controller (JTAGC)

19.1	Introduction	19-1
19.2	Block diagram	19-1
19.3	Overview	19-1



19.4	Features	19-2
19.5	Modes of operation	19-2
19.5.1	Reset	19-2
19.5.2	IEEE 1149.1-2001 defined test modes	19-2
19.5.2.1	Bypass Mode	19-3
19.5.2.2	TAP Sharing Mode	19-3
19.6	External signal description	19-4
19.7	Memory map and register description	19-4
19.7.1	Instruction Register	19-4
19.7.2	Bypass Register	19-5
19.7.3	Device Identification Register	19-5
19.7.4	Boundary Scan Register	19-6
19.8	Functional description	19-6
19.8.1	JTAGC reset configuration	19-6
19.8.2	IEEE 1149.1-2001 (JTAG) Test Access Port	19-6
19.8.3	TAP Controller State Machine	19-6
19.8.3.1	Selecting an IEEE 1149.1-2001 Register	19-8
19.8.4	JTAGC Instructions	19-8
19.8.4.1	BYPASS Instruction	19-9
19.8.4.2	ACCESS_AUX_TAP_x Instructions	19-9
19.8.4.3	EXTTEST — External Test Instruction	19-9
19.8.4.4	IDCODE Instruction	19-10
19.8.4.5	SAMPLE Instruction	19-10
19.8.4.6	SAMPLE/PRELOAD Instruction	19-10
19.8.5	Boundary Scan	19-10
19.9	e200z0 OnCE Controller	19-11
19.9.1	e200z0 OnCE Controller Block Diagram	19-11
19.9.2	e200z0 OnCE Controller Functional Description	19-11
19.9.2.1	Enabling the TAP Controller	19-11
19.9.3	e200z0 OnCE Controller Register Description	19-12
19.9.3.1	OnCE Command Register (OCMD)	19-12
19.10	Initialization/Application Information	19-13

## Chapter 20

### Inter-Integrated Circuit Bus Controller Module (I<sup>2</sup>C)

20.1	Introduction	20-1
20.1.1	Overview	20-1
20.1.2	Features	20-1
20.1.3	Block diagram	20-1
20.2	Modes of operation	20-2
20.3	External signal description	20-2
20.3.1	Overview	20-2
20.3.2	Detailed signal descriptions	20-2
20.3.2.1	SCL	20-2
20.3.2.2	SDA	20-2
20.4	Memory map and register description	20-3
20.4.1	Overview	20-3
20.4.2	Module memory map	20-3
20.4.3	Register description	20-3
20.4.3.1	I <sup>2</sup> C Bus Address Register	20-4
20.4.3.2	I <sup>2</sup> C Bus Frequency Divider Register	20-4
20.4.3.3	I <sup>2</sup> C Bus Control Register	20-10
20.4.3.4	I <sup>2</sup> C Bus Status Register	20-11
20.4.3.5	I <sup>2</sup> C Bus Data I/O Register	20-12
20.4.3.6	I <sup>2</sup> C Bus Interrupt Configuration Register	20-13
20.5	Functional description	20-13
20.5.1	General	20-13
20.5.2	I-Bus Protocol	20-13
20.5.2.1	START Signal	20-14
20.5.2.2	Slave Address Transmission	20-15
20.5.2.3	Data Transfer	20-15
20.5.2.4	STOP Signal	20-15

20.5.2.5	Repeated START Signal	20-16
20.5.2.6	Arbitration Procedure	20-16
20.5.2.7	Clock Synchronization	20-16
20.5.2.8	Handshaking	20-17
20.5.2.9	Clock Stretching	20-17
20.5.3	Interrupts	20-17
20.5.3.1	General	20-17
20.5.3.2	Interrupt Description	20-17
20.6	Initialization/Application Information	20-18
20.6.1	I <sup>2</sup> C Programming Examples	20-18
20.6.1.1	Initialization Sequence	20-18
20.6.1.2	Generation of START	20-18
20.6.1.3	Post-Transfer Software Response	20-18
20.6.1.4	Generation of STOP	20-19
20.6.1.5	Generation of Repeated START	20-20
20.6.1.6	Slave Mode	20-20
20.6.1.7	Arbitration Lost	20-20
20.6.2	DMA application information	20-22

## Chapter 21 Interrupt Controller (INTC)

21.1	Introduction	21-1
21.2	Features	21-1
21.3	Block diagram	21-3
21.4	Modes of operation	21-3
21.4.1	Normal Mode	21-3
21.4.1.1	Software Vector Mode	21-4
21.4.1.2	Hardware Vector Mode	21-4
21.4.1.3	Debug Mode	21-4
21.4.1.4	Stop Mode	21-5
21.5	Memory map and register description	21-5
21.5.1	Module memory map	21-5
21.5.2	Register Description	21-5
21.5.2.1	INTC Module Configuration Register (INTC_MCR)	21-6
21.5.2.2	INTC Current Priority Register for Processor (INTC_CPR)	21-6
21.5.2.3	INTC Interrupt Acknowledge Register (INTC_IACKR)	21-8
21.5.2.4	INTC End-of-Interrupt Register (INTC_EOIR)	21-9
21.5.2.5	INTC Software Set/Clear Interrupt Registers (INTC_SSCIR0_3–INTC_SSCIR4_7)	21-9
21.5.2.6	INTC Priority Select Registers (INTC_PSR0_3–INTC_PSR204_207)	21-11
21.6	Functional Description	21-12
21.6.1	Interrupt Request Sources	21-22
21.6.1.1	Peripheral Interrupt Requests	21-23
21.6.1.2	Software configurable Interrupt Requests	21-23
21.6.1.3	Unique Vector for Each Interrupt Request Source	21-23
21.6.2	Priority management	21-23
21.6.2.1	Current Priority and Preemption	21-23
21.6.2.2	Last-In First-Out (LIFO)	21-24
21.6.3	Handshaking with Processor	21-25
21.6.3.1	Software Vector Mode Handshaking	21-25
21.6.3.2	Hardware Vector Mode Handshaking	21-26
21.7	Initialization/application information	21-27
21.7.1	Initialization flow	21-27
21.7.2	Interrupt Exception Handler	21-27
21.7.2.1	Software Vector Mode	21-28
21.7.2.2	Hardware Vector Mode	21-28
21.7.3	ISR, RTOS, and task hierarchy	21-29
21.7.4	Order of execution	21-30
21.7.5	Priority Ceiling Protocol	21-31
21.7.5.1	Elevating Priority	21-31
21.7.5.2	Ensuring Coherency	21-31
21.7.6	Selecting Priorities According to Request Rates and Deadlines	21-31
21.7.7	Software configurable interrupt requests	21-32

21.7.7.1	Scheduling a lower priority portion of an ISR . . . . .	21-32
21.7.7.2	Scheduling an ISR on another processor . . . . .	21-33
21.7.8	Lowering priority within an ISR . . . . .	21-33
21.7.9	Negating an Interrupt Request Outside of its ISR . . . . .	21-33
21.7.9.1	Negating an Interrupt Request as a Side Effect of an ISR . . . . .	21-33
21.7.9.2	Negating multiple interrupt requests in one ISR . . . . .	21-33
21.7.9.3	Proper setting of interrupt request priority . . . . .	21-34
21.7.10	Examining LIFO contents . . . . .	21-34

## Chapter 22

### LCD Driver (LCD64F6B)

22.1	Information Specific to This Device . . . . .	22-1
22.1.1	Number of Front and Back Planes . . . . .	22-1
22.1.2	LCD Clock Selection . . . . .	22-1
22.1.3	Settings during STANDBY mode . . . . .	22-1
22.2	Introduction . . . . .	22-2
22.2.1	Overview . . . . .	22-2
22.2.2	Features . . . . .	22-3
22.2.3	Modes of Operation . . . . .	22-4
22.3	External Signal Description . . . . .	22-4
22.3.1	Detailed Signal Descriptions . . . . .	22-4
22.4	Memory Map and Register Definition . . . . .	22-5
22.4.1	Memory Map . . . . .	22-5
22.4.2	Register Descriptions . . . . .	22-6
22.4.2.1	LCD Control Register (LCDCR) . . . . .	22-6
22.4.2.2	LCD Prescaler Control Register (LCDPCR) . . . . .	22-9
22.4.2.3	LCD Contrast Control Register (LCDCCR) . . . . .	22-10
22.4.2.4	LCD Frontplane Enable Register 0 (FPENR0) . . . . .	22-11
22.4.2.5	LCD Frontplane Enable Register 1 (FPENR1) . . . . .	22-12
22.4.2.6	LCDRAM (Location 0) . . . . .	22-13
22.4.2.7	LCDRAM (Location 1) . . . . .	22-14
22.4.2.8	LCDRAM (Location 2) . . . . .	22-15
22.4.2.9	LCDRAM (Location 3) . . . . .	22-16
22.4.2.10	LCDRAM (Location 4) . . . . .	22-17
22.4.2.11	LCDRAM (Location 5) . . . . .	22-18
22.4.2.12	LCDRAM (Location 6) . . . . .	22-19
22.4.2.13	LCDRAM (Location 7) . . . . .	22-20
22.4.2.14	LCDRAM (Location 8) . . . . .	22-21
22.4.2.15	LCDRAM (Location 9) . . . . .	22-22
22.4.2.16	LCDRAM (Location 10) . . . . .	22-23
22.4.2.17	LCDRAM (Location 11) . . . . .	22-24
22.4.2.18	LCDRAM (Location 12) . . . . .	22-25
22.4.2.19	LCDRAM (Location 13) . . . . .	22-26
22.4.2.20	LCDRAM (Location 14) . . . . .	22-27
22.4.2.21	LCDRAM (Location 15) . . . . .	22-28
22.5	Functional Description . . . . .	22-29
22.5.1	Frontplane, Backplane, and LCD System During Reset . . . . .	22-29
22.5.2	LCD Clock and Frame Frequency . . . . .	22-29
22.5.3	Contrast Adjustment . . . . .	22-30
22.5.3.1	Adjusting the supply voltage (VLCD) . . . . .	22-30
22.5.3.2	Adding Contrast Adjustment Phases . . . . .	22-30
22.5.4	LCD RAM . . . . .	22-31
22.5.5	LCD Driver System Enable and Frontplane Enable Sequencing . . . . .	22-31
22.5.6	LCD Driver Backplane Remapping . . . . .	22-32
22.5.7	LCD Bias and Modes of Operation . . . . .	22-33
22.5.8	Operation in Power Saving Modes . . . . .	22-34
22.5.8.1	Operation in STOP mode . . . . .	22-34
22.5.8.2	Operation in STANDBY Mode . . . . .	22-34
22.5.9	Other Power Saving . . . . .	22-34
22.5.9.1	LCD Reference Clock Select . . . . .	22-35
22.5.9.2	Boost at Switching . . . . .	22-35
22.5.9.3	Standard Drive Selection . . . . .	22-35

22.5.9.4	Usage Recommendation	22-35
22.5.10	Interrupts	22-36
22.5.10.1	EOF Interrupt	22-36
22.6	LCD Waveform Examples	22-37
22.6.1	1/1 Duty Multiplexed with 1/1 Bias Mode	22-37
22.6.2	1/2 Duty Multiplexed with 1/2 Bias Mode	22-38
22.6.3	1/2 Duty Multiplexed with 1/3 Bias Mode	22-39
22.6.4	1/3 Duty multiplexed with 1/3 Bias mode	22-40
22.6.5	1/4 Duty multiplexed with 1/3 Bias mode	22-41
22.6.6	1/5 Duty multiplexed with 1/3 Bias	22-42
22.6.7	1/6 Duty multiplexed with 1/3 Bias mode	22-43
22.7	Initialization Information	22-44

## Chapter 23

### Serial Controller (UART)

23.1	Introduction	23-1
23.2	Main features	23-1
23.2.1	LIN mode features	23-1
23.2.2	UART mode features	23-1
23.2.3	Features common to LIN and UART	23-2
23.3	General description	23-2
23.4	Fractional baud rate generation	23-3
23.5	Operating modes	23-5
23.5.1	Initialization mode	23-5
23.5.2	Normal mode	23-5
23.5.3	Low power mode (Sleep)	23-6
23.6	Test modes	23-6
23.6.1	Loop Back mode	23-6
23.6.2	Self Test mode	23-6
23.7	Memory map and registers description	23-7
23.7.1	Memory map	23-7
23.7.2	Register description	23-8
23.7.2.1	LIN control register 1 (LINCRI)	23-9
23.7.2.2	LIN interrupt enable register (LINIER)	23-12
23.7.2.3	LIN status register (LINSR)	23-14
23.7.2.4	LIN error status register (LINESR)	23-17
23.7.2.5	UART mode control register (UARTCR)	23-18
23.7.2.6	UART mode status register (UARTSR)	23-20
23.7.2.7	LIN timeout control status register (LINTCSR)	23-22
23.7.2.8	LIN output compare register (LINOOCR)	23-23
23.7.2.9	LIN timeout control register (LINTOCR)	23-23
23.7.2.10	LIN fractional baud rate register (LINFBR)	23-24
23.7.2.11	LIN integer baud rate register (LINIBRR)	23-25
23.7.2.12	LIN checksum field register (LINCFR)	23-26
23.7.2.13	LIN control register 2 (LINCRI2)	23-26
23.7.2.14	Buffer identifier register (BIDR)	23-28
23.7.2.15	Buffer data register LSB (BDRL)	23-29
23.7.2.16	Buffer data register MSB (BDRM)	23-29
23.7.2.17	Identifier filter enable register (IFER)	23-30
23.7.2.18	Identifier filter match index (IFMI)	23-31
23.7.2.19	Identifier filter mode register (IFMR)	23-32
23.7.2.20	Identifier filter control register (IFCR <sub>2n</sub> )	23-33
23.7.2.21	Identifier filter control register (IFCR <sub>2n + 1</sub> )	23-34
23.7.3	Register map and reset values	23-35
23.8	Functional description	23-39
23.8.1	UART mode	23-39
23.8.1.1	Buffer in UART mode	23-39
23.8.1.2	UART transmitter	23-40
23.8.1.3	UART receiver	23-40
23.8.1.4	Clock gating	23-41
23.8.2	LIN mode	23-41
23.8.2.1	Master mode	23-41

23.8.2.2	Slave mode	23-43
23.8.2.3	Slave mode with identifier filtering	23-45
23.8.2.4	Slave mode with automatic resynchronization	23-47
23.8.2.5	Clock gating	23-49
23.8.3	8-bit timeout counter	23-49
23.8.3.1	LIN timeout mode	23-49
23.8.3.2	Output compare mode	23-50
23.8.4	Interrupts	23-51

## Chapter 24 Memory Protection Unit (MPU)

24.1	Introduction	24-1
24.1.1	Overview	24-1
24.1.2	Features	24-3
24.1.3	Modes of operation	24-3
24.1.4	External signal description	24-4
24.2	Memory map and register description	24-4
24.2.1	Memory map	24-4
24.2.2	Register description	24-5
24.2.2.1	MPU Control/Error Status Register (MPU_CESR)	24-5
24.2.2.2	MPU Error Address Register, Slave Port n (MPU_EARn)	24-6
24.2.2.3	MPU Error Detail Register, Slave Port n (MPU_EDRn)	24-7
24.2.2.4	MPU Region Descriptor n (MPU_RGDn)	24-8
24.2.2.5	MPU Region Descriptor Alternate Access Control n (MPU_RGDAACn)	24-13
24.3	Functional description	24-15
24.3.1	Access evaluation macro	24-15
24.3.1.1	Access Evaluation - Hit Determination	24-16
24.3.1.2	Access Evaluation - Privilege Violation Determination	24-16
24.3.2	Putting It All Together and AHB Error Terminations	24-17
24.4	Initialization Information	24-19
24.5	Application Information	24-19

## Chapter 25 Mode Entry Module (MC\_ME)

25.1	Introduction	25-1
25.1.1	Overview	25-1
25.1.2	Features	25-3
25.1.3	Modes of Operation	25-3
25.2	External Signal Description	25-4
25.3	Memory Map and Register Definition	25-4
25.3.1	Memory Map	25-5
25.3.2	Register Description	25-12
25.3.2.1	Global Status Register (ME_GS)	25-12
25.3.2.2	Mode Control Register (ME_MCTL)	25-14
25.3.2.3	Mode Enable Register (ME_ME)	25-15
25.3.2.4	Interrupt Status Register (ME_IS)	25-17
25.3.2.5	Interrupt Mask Register (ME_IM)	25-18
25.3.2.6	Invalid Mode Transition Status Register (ME_IMTS)	25-19
25.3.2.7	Debug Mode Transition Status Register (ME_DMTS)	25-20
25.3.2.8	RESET Mode Configuration Register (ME_RESET_MC)	25-22
25.3.2.9	TEST Mode Configuration Register (ME_TEST_MC)	25-23
25.3.2.10	SAFE Mode Configuration Register (ME_SAFE_MC)	25-23
25.3.2.11	DRUN Mode Configuration Register (ME_DRUN_MC)	25-24
25.3.2.12	RUN0...3 Mode Configuration Registers (ME_RUN0...3_MC)	25-25
25.3.2.13	HALT Mode Configuration Register (ME_HALT_MC)	25-25
25.3.2.14	STOP Mode Configuration Register (ME_STOP_MC)	25-26
25.3.2.15	STANDBY Mode Configuration Register (ME_STANDBY_MC)	25-26
25.3.2.16	Peripheral Status Register 0 (ME_PS0)	25-28
25.3.2.17	Peripheral Status Register 1 (ME_PS1)	25-29
25.3.2.18	Peripheral Status Register 2 (ME_PS2)	25-30

25.3.2.19	Peripheral Status Register 3 (ME_PS3)	25-30
25.3.2.20	Run Peripheral Configuration Registers (ME_RUN_PC...7)	25-31
25.3.2.21	Low-Power Peripheral Configuration Registers (ME_LP_PC0...7)	25-32
25.3.2.22	Peripheral Control Registers (ME_PCTL0...143)	25-33
25.4	Functional Description	25-33
25.4.1	Mode Transition Request	25-33
25.4.2	Modes Details	25-35
25.4.2.1	RESET Mode	25-35
25.4.2.2	DRUN Mode	25-35
25.4.2.3	SAFE Mode	25-35
25.4.2.4	TEST Mode	25-36
25.4.2.5	RUN0...3 Modes	25-37
25.4.2.6	HALT Mode	25-37
25.4.2.7	STOP Mode	25-38
25.4.2.8	STANDBY Mode	25-38
25.4.3	Mode Transition Process	25-39
25.4.3.1	Target Mode Request	25-39
25.4.3.2	Target Mode Configuration Loading	25-40
25.4.3.3	Peripheral Clocks Disable	25-41
25.4.3.4	Processor Low-Power Mode Entry	25-41
25.4.3.5	Processor and System Memory Clock Disable	25-41
25.4.3.6	Clock Sources Switch-On	25-42
25.4.3.7	Main Voltage Regulator Switch-On	25-42
25.4.3.8	Flash Modules Switch-On	25-42
25.4.3.9	FMPLL0 Switch-On	25-43
25.4.3.10	Power Domain #2 Switch-On	25-43
25.4.3.11	Pad Outputs-On	25-43
25.4.3.12	Peripheral Clocks Enable	25-43
25.4.3.13	Processor and Memory Clock Enable	25-43
25.4.3.14	Processor Low-Power Mode Exit	25-44
25.4.3.15	System Clock Switching	25-44
25.4.3.16	Power Domain #2 Switch-Off	25-45
25.4.3.17	Pad Switch-Off	25-45
25.4.3.18	FMPLL0 Switch-Off	25-45
25.4.3.19	Clock Sources Switch-Off	25-46
25.4.3.20	Flash Switch-Off	25-46
25.4.3.21	Main Voltage Regulator Switch-Off	25-46
25.4.3.22	Current Mode Update	25-46
25.4.4	Protection of Mode Configuration Registers	25-49
25.4.5	Mode Transition Interrupts	25-49
25.4.5.1	Invalid Mode Configuration Interrupt	25-49
25.4.5.2	Invalid Mode Transition Interrupt	25-49
25.4.5.3	SAFE Mode Transition Interrupt	25-51
25.4.5.4	Mode Transition Complete interrupt	25-51
25.4.6	Peripheral clock gating	25-51
25.4.7	Application Example	25-52

## Chapter 26

### Nexus Development Interface (NDI)

26.1	Introduction	26-1
26.2	Block Diagram	26-1
26.3	Features	26-2
26.4	Modes of Operation	26-3
26.4.1	Nexus Reset	26-3
26.4.2	Operating Mode	26-4
26.4.2.1	Disabled-Port Mode	26-4
26.4.2.2	Censored Mode	26-4
26.4.2.3	Stop Mode	26-4
26.5	External Signal Description	26-4
26.5.1	Nexus Signal Reset States	26-4
26.6	Memory Map and Register Description	26-5
26.6.1	Nexus Debug Interface Registers	26-5

26.6.2 Register Description	26-5
26.6.2.1Nexus Device ID Register (DID)	26-5
26.6.2.2Port Configuration Register (PCR)	26-6
26.6.2.3Development Control Register 1, 2 (DC1, DC2)	26-8
26.6.2.4Development Status Register (DS)	26-11
26.6.2.5Read/Write Access Control/Status (RWCS)	26-12
26.6.2.6Read/Write Access Address (RWA)	26-13
26.6.2.7Read/Write Access Data (RWD)	26-13
26.6.2.8Watchpoint Trigger Register (WT)	26-14
26.7 Functional Description	26-15
26.7.1 NPC_HNDSHK module	26-15
26.7.2 Enabling Nexus Clients for TAP Access	26-16
26.7.3 Configuring the NDI for Nexus Messaging	26-17
26.7.4 Programmable MCKO Frequency	26-17
26.7.5 Nexus Messaging	26-18
26.7.6 EVTO Sharing	26-18
26.7.7 Debug Mode Control	26-18
26.7.7.1EVTI Generated Break Request	26-18
26.7.8 Nexus Reset Control	26-18

## Chapter 27

### Periodic Interrupt Timer (PIT)

27.1 Introduction	27-1
27.1.1 Overview	27-1
27.1.2 Features	27-1
27.2 Signal description	27-2
27.3 Memory map and register description	27-2
27.3.1 Memory map	27-2
27.3.2 Register descriptions	27-3
27.3.2.1PIT Module Control Register (PITMCR)	27-3
27.3.2.2Timer Load Value Register (LDVAL)	27-3
27.3.2.3Current Timer Value Register (CVAL)	27-4
27.3.2.4Timer Control Register (TCTRL)	27-5
27.3.2.5Timer Flag Register (TFLG)	27-6
27.4 Functional Description	27-7
27.4.1 General	27-7
27.4.1.1Timers	27-7
27.4.1.2Debug Mode	27-8
27.4.2 Interrupts	27-8
27.5 Initialization and Application Information	27-9
27.5.1 Example Configuration	27-9

## Chapter 28

### Peripheral Bridge (PBRIDGE)

28.1 Introduction	28-1
28.1.1 Overview	28-1
28.1.2 Features	28-1
28.1.3 Modes of Operation	28-1
28.2 Functional Description	28-1
28.2.1 Access Support	28-1
28.2.1.1Peripheral Write Buffering	28-1
28.2.1.2Read Cycles	28-2
28.2.1.3Write Cycles	28-2
28.2.2 General Operation	28-2

## Chapter 29

### Power Control Unit (MC\_PCU)

29.1 Introduction	29-1
-------------------	------

29.1.1	Overview	29-1
29.1.2	Features	29-2
29.1.3	Modes of Operation	29-2
29.2	External Signal Description	29-3
29.3	Memory Map and Register Definition	29-3
29.3.1	Memory Map	29-3
29.3.2	Register Descriptions	29-4
29.3.2.1	Power Domain #0 Configuration Register (PCU_PCONF0)	29-4
29.3.2.2	Power Domain #1 Configuration Register (PCU_PCONF1)	29-6
29.3.2.3	Power Domain #2 Configuration Register (PCU_PCONF2)	29-6
29.3.2.4	Power Domain Status Register (PCU_PSTAT)	29-7
29.4	Functional Description	29-7
29.4.1	General	29-7
29.4.2	Reset / Power-On Reset	29-7
29.4.3	MC_PCU Configuration	29-7
29.4.4	Mode Transitions	29-8
29.4.4.1	DRUN, SAFE, TEST, RUN0...3, HALT, and STOP Mode Transition	29-8
29.4.4.2	STANDBY Mode Transition	29-9
29.4.4.3	Power Saving for Memories During STANDBY Mode	29-10
29.5	Initialization Information	29-10
29.6	Application Information	29-11
29.6.1	STANDBY Mode Considerations	29-11

## Chapter 30

### Quad Serial Peripheral Interface (QuadSPI)

30.1	Preface	30-1
30.1.1	Conventions	30-1
30.1.2	Acronyms and Abbreviations	30-1
30.1.3	Glossary for QuadSPI module	30-2
30.2	Introduction	30-3
30.2.1	Overview	30-5
30.2.2	Features	30-5
30.2.3	QuadSPI modes of operation	30-6
30.2.3.1	SPI Master Mode	30-6
30.2.3.2	SPI Slave Mode	30-6
30.2.3.3	Serial Flash Mode	30-6
30.2.3.4	Module Disable Mode	30-6
30.2.3.5	Stop Mode	30-6
30.2.3.6	Debug Mode (SPI Modes only)	30-7
30.3	External signal description	30-7
30.3.1	Overview	30-7
30.3.2	Detailed Signal Description	30-8
30.3.2.1	PCS_C0 — Peripheral Chip Select/Slave Select	30-8
30.3.2.2	PCS[3:1] — Peripheral Chip Selects 1 - 3	30-8
30.3.2.3	PCS4 — Peripheral Chip Select 4	30-8
30.3.2.4	PCS[7:5] — Peripheral Chip Selects 5 - 7	30-8
30.3.2.5	SI_IO0 — Serial Input, QuadSPI Data IO_0	30-8
30.3.2.6	SO_IO1 — Serial Output, QuadSPI Data IO_1	30-8
30.3.2.7	QSPI_IO2 - QuadSPI Data IO_2	30-9
30.3.2.8	QSPI_IO3 - QuadSPI Data IO_3	30-9
30.3.2.9	SCK — Serial Clock	30-9
30.4	Memory Map and Register Definition	30-9
30.4.1	IP Bus Register Memory Map	30-9
30.4.2	AMBA Bus Register Memory Map	30-10
30.4.3	IP Bus Register Descriptions	30-11
30.4.3.1	Register Write Access	30-11
30.4.3.2	Module Configuration Register (QSPI_MCR)	30-11
30.4.3.3	Transfer Count Register (QSPI_TCR)	30-14
30.4.3.4	Clock and Transfer Attributes Registers 0 – 1 (QSPI_CTAR0 – QSPI_CTAR1)	30-15
30.4.3.5	SPI Status Register (QSPI_SPI_SR)	30-20
30.4.3.6	SPI Interrupt and DMA Request Select and Enable Register (QSPI_SPI_RSER)	30-21
30.4.3.7	PUSH TX FIFO Register (QSPI_PUSH_R)	30-23



30.4.3.8	POP RX FIFO Register (QSPI_POPR)	30-24
30.4.3.9	Transmit FIFO Registers 0 – 14 (QSPI_TXFR0 – QSPI_TXFR14)	30-25
30.4.3.10	RX FIFO Registers 0 – 14 (QSPI_RXFR0 – QSPI_RXFR14)	30-26
30.4.3.11	Serial Flash Address Register (QSPI_SFAR)	30-26
30.4.3.12	Instruction Code Register (QSPI_ICR)	30-27
30.4.3.13	Sampling Register (QSPI_SMPR)	30-28
30.4.3.14	RX Buffer Status Register (QSPI_RBSR)	30-29
30.4.3.15	RX Buffer Data Registers 0–14 (QSPI_RBDR0–QSPI_RBDR14)	30-30
30.4.3.16	TX Buffer Status Register (QSPI_TBSR)	30-31
30.4.3.17	TX Buffer Data Register (QSPI_TBDR)	30-32
30.4.3.18	AMBA Control Register (QSPI_ACR)	30-32
30.4.3.19	Serial Flash Mode Status Register (QSPI_SFMSR)	30-33
30.4.3.20	Serial Flash Mode Flag Register (QSPI_SFMFR)	30-35
30.4.3.21	SFM Interrupt and DMA Request Select and Enable Register (QSPI_SFMRSER)	30-37
30.4.4	AHB Bus Register Memory Map Descriptions	30-37
30.4.4.1	AHB Bus Access Considerations	30-38
30.4.4.2	Memory Mapped Serial Flash Data (QSPI_SFD)	30-38
30.4.4.3	AHB RX Data Buffer (QSPI_ARDB)	30-38
30.5	Functional Description	30-39
30.5.1	Modes of Operation	30-39
30.5.2	SPI (Serial Peripheral Interface) Modes	30-40
30.5.2.1	Start and Stop of SPI Transfers	30-41
30.5.2.2	Master Mode	30-42
30.5.2.3	Slave Mode	30-42
30.5.2.4	FIFO Disable Operation	30-42
30.5.2.5	Transmit First In First Out (TX FIFO) Buffering Mechanism	30-42
30.5.2.6	Receive First In First Out (RX FIFO) Buffering Mechanism	30-43
30.5.2.7	Baud Rate and Clock Delay Generation	30-44
30.5.2.8	SPI Transfer Formats	30-46
30.5.2.9	Continuous Serial Communications Clock	30-53
30.5.2.10	SPI Mode Interrupt and DMA Requests	30-54
30.5.3	SFM (Serial Flash) Mode	30-55
30.5.3.1	Issuing SFM Commands	30-56
30.5.3.2	Flash Programming	30-57
30.5.3.3	Flash Read	30-57
30.5.3.4	Byte Ordering of Serial Flash Data	30-59
30.5.3.5	Serial Flash Mode Interrupt and DMA Requests	30-60
30.5.3.6	TX Buffer Operation	30-61
30.5.4	Power Saving Features	30-62
30.5.4.1	Stop Mode	30-62
30.5.4.2	Module Disable Mode	30-63
30.5.4.3	Leaving Power Saving Modes	30-64
30.5.4.4	Slave Bus Signal Gating	30-64
30.6	Initialization/Application Information	30-64
30.6.1	How to Change Queues - SPI Modes Only	30-64
30.6.2	Baud Rate Settings - SPI Modes Only	30-65
30.6.3	Delay Settings - SPI Modes Only	30-65
30.6.4	Oak Family Compatibility with the QuadSPI - SPI Modes Only	30-66
30.6.5	Calculation of FIFO Pointer Addresses - SPI Modes Only	30-67
30.6.5.1	Address Calculation for the First-in Entry and Last-in Entry in the TX FIFO	30-68
30.6.5.2	Address Calculation for the First-in Entry and Last-in Entry in the RX FIFO	30-68
30.6.6	Available Status/Flag Information - SFM Mode Only	30-69
30.6.6.1	IP Bus Related Commands	30-69
30.6.6.2	AHB Bus Related Commands	30-69
30.6.6.3	Overview of Error Flags	30-70
30.6.6.4	IP Bus and AHB Access Command Collisions	30-70
30.6.7	Command Arbitration - SFM Mode Only	30-70
30.6.8	DMA Usage	30-71
30.6.8.1	DMA Usage in SPI Slave Mode	30-71
30.6.8.2	DMA Usage in SFM Mode	30-71
30.7	Serial Flash Devices	30-72
30.7.1	Supported Instruction Codes in Winbond Devices	30-73
30.7.2	Serial Flash Clock Frequency Limitations	30-75

30.8	Internal Sampling of Serial Flash Input Data .....	30-75
------	--	-------

## Chapter 31 Real-Time Clock (RTC/API)

31.1	Overview .....	31-1
31.2	Features .....	31-1
31.3	Device specific information .....	31-3
31.4	Modes of operation .....	31-3
31.5	Debug support .....	31-4
31.6	Register descriptions .....	31-4
31.6.1	RTC Supervisor Control Register (RTCSUPV) .....	31-4
31.6.2	RTC Control Register (RTCC) .....	31-5
31.6.3	RTC Status Register (RTCS) .....	31-7
31.6.4	RTC Counter Register (RTCCNT) .....	31-8
31.7	RTC functional description .....	31-8
31.8	API functional description .....	31-9

## Chapter 32 Reset Generation Module (MC\_RGM)

32.1	Introduction .....	32-1
32.1.1	Overview .....	32-1
32.1.2	Features .....	32-2
32.1.3	Modes of Operation .....	32-3
32.2	External Signal Description .....	32-4
32.3	Memory Map and Register Definition .....	32-4
32.3.1	Register Descriptions .....	32-6
32.3.1.1	Functional Event Status Register (RGM_FES) .....	32-7
32.3.1.2	Destructive Event Status Register (RGM_DES) .....	32-8
32.3.1.3	Functional Event Reset Disable Register (RGM_FERD) .....	32-9
32.3.1.4	Destructive Event Reset Disable Register (RGM_DERD) .....	32-11
32.3.1.5	Functional Event Alternate Request Register (RGM_FEAR) .....	32-12
32.3.1.6	Destructive Event Alternate Request Register (RGM_DEAR) .....	32-13
32.3.1.7	Functional Event Short Sequence Register (RGM_FESS) .....	32-14
32.3.1.8	STANDBY Reset Sequence Register (RGM_STDBY) .....	32-15
32.3.1.9	Functional Bidirectional Reset Enable Register (RGM_FBRE) .....	32-16
32.4	Functional Description .....	32-17
32.4.1	Reset State Machine .....	32-17
32.4.1.1	PHASE0 Phase .....	32-18
32.4.1.2	PHASE1 Phase .....	32-19
32.4.1.3	PHASE2 Phase .....	32-19
32.4.1.4	PHASE3 Phase .....	32-19
32.4.1.5	IDLE Phase .....	32-19
32.4.2	Destructive Resets .....	32-20
32.4.3	External Reset .....	32-20
32.4.4	Functional Resets .....	32-21
32.4.5	STANDBY Entry Sequence .....	32-21
32.4.6	Alternate Event Generation .....	32-21
32.4.7	Boot Mode Capturing .....	32-22

## Chapter 33 Sound Generation Logic (SGL)

33.1	Introduction .....	33-1
33.1.1	Overview .....	33-1
33.1.2	Features .....	33-2
33.2	External signal description .....	33-2
33.2.1	Detailed signal descriptions .....	33-2
33.3	Memory map and register definition .....	33-3
33.3.1	Memory map .....	33-3