# mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





## AUIRF7341Q

#### Features

- Advanced Planar Technology
- Ultra Low On-Resistance
- Logic Level Gate Drive
- Dual N Channel MOSFET
- Surface Mount
- Available in Tape & Reel
- 175°C Operating Temperature
- Lead-Free, RoHS Compliant
- Automotive Qualified \*

#### Description

Specifically designed for Automotive applications, these HEXFET® Power MOSFET's in a Dual SO-8 package utilize the lastest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of these Automotive qualified HEXFET Power MOSFET's are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These benefits combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications.

The efficient SO-8 package provides enhanced thermal characteristics and dual MOSFET die capability making it ideal in a variety of power applications. This dual, surface mount SO-8 can dramatically reduce board space and is also available in Tape & Reel.

	V <sub>DSS</sub>	55V
G1 <sup>2</sup>	R <sub>DS(on)</sub> typ.	0.043Ω
	max.	0.050Ω
Top View	I <sub>D</sub>	5.1A



G	D	S
Gate	Drain	Source

Bees nort number	Dookogo Tupo	Standard Pack		Ordershie Port Number
Base part number	Package Type	Form	Quantity Orderable Part Number	
AUIRF7341Q	SO-8	Tape and Reel	4000	AUIRF7341QTR

#### Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (TA) is 25°C, unless otherwise specified.

Symbol	Parameter	Max.	Units
V <sub>DS</sub>	Drain-Source Voltage	55	V
I <sub>D</sub> @ T <sub>A</sub> = 25°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	5.1	
I <sub>D</sub> @ T <sub>A</sub> = 70°C	Continuous Drain Current, V <sub>GS</sub> @ 10V	4.2	A
I <sub>DM</sub>	Pulsed Drain Current ①	42	
P <sub>D</sub> @T <sub>A</sub> = 25°C	Maximum Power Dissipation ③	2.4	14/
P <sub>D</sub> @T <sub>A</sub> = 70°C	Maximum Power Dissipation ③	1.7	W
	Linear Derating Factor	16	mW/°C
V <sub>GS</sub>	Gate-to-Source Voltage	± 20	V
E <sub>AS</sub>	Single Pulse Avalanche Energy (Thermally Limited) 2	140	mJ
I <sub>AR</sub>	Avalanche Current	5.1	A
E <sub>AR</sub>	Repetitive Avalanche Energy	See Fig.17, 18, 15a, 15b	mJ
TJ	Operating Junction and	-55 to + 175	*0
T <sub>STG</sub>	Storage Temperature Range		°C

#### Thermal Resistance

Symbol	Parameter	Тур.	Max.	Units
$R_{ ext{ heta}JA}$	Junction-to-Ambient ④		62.5	°C/W

HEXFET® is a registered trademark of Infineon.

\*Qualification standards can be found at <u>www.infineon.com</u>



# AUIRF7341Q

#### Static @ T<sub>J</sub> = 25°C (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	55			V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250µA
$\Delta V_{(BR)DSS} / \Delta T_J$	Breakdown Voltage Temp. Coefficient		0.052		V/°C	Reference to 25°C, $I_D$ = 1mA
D	Static Drain-to-Source On-Resistance		0.043	0.050	0	V <sub>GS</sub> = 10V, I <sub>D</sub> = 5.1A ③
R <sub>DS(on)</sub>			0.056	0.065	Ω	V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 4.42A ③
V <sub>GS(th)</sub>	Gate Threshold Voltage	1.0		3.0	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
gfs	Forward Trans conductance	10.4			S	V <sub>DS</sub> = 10V, I <sub>D</sub> = 5.2A
1	Drain-to-Source Leakage Current			2.0	μA	V <sub>DS</sub> =44V, V <sub>GS</sub> = 0V
IDSS	Drain-to-Source Leakage Current			25		V <sub>DS</sub> = 44V,V <sub>GS</sub> = 0V,T <sub>J</sub> =150°C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage			100	<b>n</b> A	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage			-100	1 114	V <sub>GS</sub> = -20V

#### Dynamic Electrical Characteristics @ $T_J = 25^{\circ}C$ (unless otherwise specified)

Q <sub>g</sub>	Total Gate Charge		29	44		I <sub>D</sub> =5.2A
$Q_{gs}$	Gate-to-Source Charge		2.9	4.4	nC	$V_{DS} = 44V$
Q <sub>gd</sub>	Gate-to-Drain Charge		7.3	11		V <sub>GS</sub> = 10V
t <sub>d(on)</sub>	Turn-On Delay Time		9.2			$V_{DD} = 28V$
t <sub>r</sub>	Rise Time		7.7		20	I <sub>D</sub> = 1.0A
t <sub>d(off)</sub>	Turn-Off Delay Time		31		ns	$R_{G} = 6.0\Omega$
t <sub>f</sub>	Fall Time		12.5			V <sub>GS</sub> = 10V ③
C <sub>iss</sub>	Input Capacitance		780			V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance		190		pF	V <sub>DS</sub> = 25V
C <sub>rss</sub>	Reverse Transfer Capacitance		66			<i>f</i> = 1.0MHz
Diode Cha	racteristics					
	Parameter	Min.	Тур.	Max.	Units	Conditions
	Continuous Source Current			24		MOSFET symbol
I <sub>S</sub>	(Body Diode)			2.4	А	showing the
1	Pulsed Source Current					integral reverse 🔬 🛀 🌓
I <sub>SM</sub>	(Body Diode) ①			42		p-n junction diode.
$V_{SD}$	Diode Forward Voltage			1.2	V	T <sub>J</sub> = 25°C,I <sub>S</sub> = 2.6A,V <sub>GS</sub> = 0V ②③

51

76

77

114

ns

nC

T<sub>J</sub> = 25°C ,I<sub>F</sub> = 2.6A,

di/dt = 100A/µs ③

Notes:

t<sub>rr</sub> Q<sub>rr</sub>

- ① Repetitive rating; pulse width limited by max. junction temperature.
- $@~V_{\text{DD}}$  =25V, Starting  $T_{\text{J}}$  = 25°C, L = 10.7mH,  $R_{\text{G}}$  = 25 $\Omega,~I_{\text{AS}}$  = 5.2A.

Reverse Recovery Time

Reverse Recovery Charge

- ③ Pulse width  $\leq$  300µs; duty cycle  $\leq$  2%.
- ④ Surface mounted FR-4 board, t  $\leq$  10sec.



OF

BOTTOM

\_\_\_\_20μs PULSE WIDTH Tj = 175°C

10

VGS 15.0V 10.0V

7.0V

5.5

4.5\

4.0\

3.5\

100




Fig. 1 Typical Output Characteristics

Fig. 2 Typical Output Characteristics

V<sub>DS</sub>, Drain-to-Source Voltage (V)

1

100

10

1

0.1

0.1

2.5

2.0

1.5

 $R_{DS(on)}$  , Drain-to-Source On Resistance

I<sub>D</sub> = 5.2A

I<sub>D</sub>, Drain-to-Source Current (A)






Fig. 3 Typical Transfer Characteristics

(Normalized) 1.0 0.5 V<sub>GS</sub> = 10V 0.0 , -60 -40 20 40 60 80 100 120 140 160 180 -20 0 T<sub>.</sub>J, Junction Temperature (°C)

Fig. 4 Normalized On-Resistance vs. Temperature













Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage












Fig 9. Maximum Drain Current vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Ambient




Fig 12. Typical On-Resistance Vs. Gate Voltage




Fig 14a. Basic Gate Charge Waveform




Fig 15a. Unclamped Inductive Test Circuit




Fig 15b. Unclamped Inductive Waveforms




Fig 13. Typical On-Resistance Vs. Drain Current




Fig 14b. Gate Charge Test Circuit




Fig 16. Maximum Avalanche Energy vs. Drain Current








Fig 17. Typical Avalanche Current vs. Pulse width






#### Notes on Repetitive Avalanche Curves , Figures 17, 18: (For further info, see AN-1005 at www.infineon.com)


- Avalanche failures assumption: Purely a thermal phenomenon and failure occurs at a temperature far in excess of T<sub>jmax</sub>. This is validated for every part type.
- 2. Safe operation in Avalanche is allowed as long as Tjmax is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 15a, 15b.
- 4. PD (ave) = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. Iav = Allowable avalanche current.
- 7.  $\Delta T$  = Allowable rise in junction temperature, not to exceed  $T_{jmax}$  (assumed as 25°C in Figure 11, 17).
  - tav = Average time in avalanche.
  - D = Duty cycle in avalanche = tav ·f
  - ZthJC(D, tav) = Transient thermal resistance, see Figures 11)

$$\begin{split} \textbf{P}_{D \;(ave)} &= 1/2 \; ( \; 1.3 \cdot \textbf{BV} \cdot \textbf{I}_{av}) = \Delta T / \; \textbf{Z}_{thJC} \\ \textbf{I}_{av} &= 2 \Delta T / \; \textbf{[} 1.3 \cdot \textbf{BV} \cdot \textbf{Z}_{th} \textbf{]} \\ \textbf{E}_{AS \;(AR)} &= \textbf{P}_{D \;(ave)} \cdot \textbf{t}_{av} \end{split}$$





### SO-8 Package Outline (Dimensions are shown in millimeters (inches)







DIM INCH		HES	MILLIM	ETERS
	MIN	MAX	MIN	MAX
Α	.0532	.0688	1.35	1.75
A1	.0040	.0098	0.10	0.25
b	.013	.020	0.33	0.51
С	.0075	.0098	0.19	0.25
D	.189	.1968	4.80	5.00
Е	.1497	.1574	3.80	4.00
е	.050 B/	ASIC	1.27 BASIC	
e 1	.025 B/	ASIC	0.635 E	BASIC
Н	.2284	.2440	5.80	6.20
К	.0099	.0196	0.25	0.50
L	.016	.050	0.40	1.27
у	0°	8°	0°	8°








#### **SO-8 Part Marking Information**






SO-8 Tape and Reel (Dimensions are shown in millimeters (inches)



NOTES:

- 1. CONTROLLING DIMENSION : MILLIMETER.
- 2. ALL DIMENSIONS ARE SHOWN IN MILLIMETERS(INCHES).
- 3. OUTLINE CONFORMS TO EIA-481 & EIA-541.



NOTES :

- 1. CONTROLLING DIMENSION : MILLIMETER.
- 2. OUTLINE CONFORMS TO EIA-481 & EIA-541.



#### **Qualification Information**

			Automotive (per AEC-Q101)		
Qualificat	ion Level	Comments: This part number(s) passed Automotive qualification. Infined Industrial and Consumer qualification level is granted by extension of the hig Automotive level.			
Moisture	Sensitivity Level	SO-8 MSL1			
		Class M2 (+/- 200V) <sup>†</sup>			
	Machine Model	AEC-Q101-002			
	Lives are Decky Merical	Class H1A (+/- 500V) <sup>†</sup>			
ESD	Human Body Model		AEC-Q101-001		
		Class C5 (+/- 1125V) <sup>†</sup>			
	Charged Device Model		AEC-Q101-005		
RoHS Cor	RoHS Compliant Yes		Yes		

+ Highest passing voltage.

#### **Revision History**

Date	Comments				
3/10/2014	Added "Logic Level Gate Drive" bullet in the features section on page 1				
3/10/2014	Updated data sheet with new IR corporate template				
9/30/2015	Updated datasheet with corporate template				
9/30/2015	Corrected ordering table on page 1.				

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

#### **IMPORTANT NOTICE**

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (<u>www.infineon.com</u>).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.