

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









AUTOMOTIVE GRADE

AUIRLS4030 AUIRLSL4030


HEXFET® Power MOSFET

Features


- Optimized for Logic Level Drive
- Advanced Process Technology
- Ultra Low On-Resistance
- Logic Level Gate Drive
- 175°C Operating Temperature
- Fast Switching
- Repetitive Avalanche Allowed up to Timax
- Lead-Free, RoHS Compliant
- Automotive Qualified *

Description

Specifically designed for Automotive applications, this HEXFET® Power MOSFET utilizes the latest processing techniques to achieve extremely low on-resistance per silicon area. Additional features of this design are a 175°C junction operating temperature, fast switching speed and improved repetitive avalanche rating. These features combine to make this design an extremely efficient and reliable device for use in Automotive applications and a wide variety of other applications.



V _{DSS}	100V
R _{DS(on)} typ.	$3.4 \mathrm{m}\Omega$
max	4.3mΩ
I _D	180A



G	D	S
Gate	Drain	Source

Dana want namahan	Deales as Toma	Standard Pack		Oudenable Bort Nember
Base part number	Package Type	Form	Quantity	Orderable Part Number
AUIRLSL4030	TO-262	Tube	50	AUIRLSL4030
ALUDI 04020	D²-Pak	Tube	50	AUIRLS4030
AUIRLS4030	D-Pak	Tape and Reel Left	800	AUIRLS4030TRL

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the specifications is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature (TA) is 25°C, unless otherwise specified.

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	180	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	130	Α
I _{DM}	Pulsed Drain Current ①	730	
$P_D @ T_C = 25^{\circ}C$	Power Dissipation	370	W
	Linear Derating Factor	2.5	W/°C
V_{GS}	/ _{GS} Gate-to-Source Voltage		V
E _{AS}	Single Pulse Avalanche Energy (Thermally limited) ②	305	mJ
I _{AR}	Avalanche Current ①	See Fig. 14, 15, 22a, 22b	Α
E _{AR}	Repetitive Avalanche Energy ①		mJ
dv/dt	Peak Diode Recovery ③	21	V/ns
TJ	Operating Junction and		°C
T_{STG}	Storage Temperature Range		°C
	Soldering Temperature for 10 seconds	300(1.6mm from case)	

Thormal Resistance

Thermal Resistant	<u> </u>			
Symbol	Parameter	Тур.	Max.	Units
$R_{ heta JC}$	Junction-to-Case ⑦⑨		0.4	°C/W
$R_{ heta JA}$	Junction-to-Ambient (PCB Mount), D2 Pak®		40	C/VV

HEXFET® is a registered trademark of Infineon.

^{*}Qualification standards can be found at www.infineon.com



Static Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
$V_{(BR)DSS}$	Drain-to-Source Breakdown Voltage	100			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.10		V/°C	Reference to 25°C, I _D = 5mA①
D	Static Drain-to-Source On-Resistance		3.4	4.3		V _{GS} = 10V, I _D = 110A ④
$R_{DS(on)}$	Static Dialit-to-Source Off-Resistance		3.6	4.5	mΩ	$V_{GS} = 4.5V, I_D = 92A \oplus$
$V_{GS(th)}$	Gate Threshold Voltage	1.0		2.5	V	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$
gfs	Forward Trans conductance	320			S	$V_{DS} = 25V, I_{D} = 110A$
	Drain to Course Leakage Current			20		$V_{DS} = 100V, V_{GS} = 0V$
IDSS	Drain-to-Source Leakage Current			250	μA	$V_{DS} = 100V, V_{GS} = 0V, T_{J} = 125^{\circ}C$
I_{GSS}	Gate-to-Source Forward Leakage			100	A	V _{GS} = 16V
	Gate-to-Source Reverse Leakage			-100	nA	V _{GS} = -16V
R_G	Internal Gate Resistance		2.1		Ω	

Dynamic Electrical Characteristics @ T₁ = 25°C (unless otherwise specified)

Dynamic Lic	yrianne Electrical Characteristics @ 11 - 23 C (unless otherwise specified)						
Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions	
Q_g	Total Gate Charge		87	130		I _D = 110A	
Q_{gs}	Gate-to-Source Charge		27			$V_{DS} = 50V$	
Q_{gd}	Gate-to-Drain ("Miller") Charge		45		nC	V _{GS} = 4.5V ④	
Q _{sync}	Total Gate Charge Sync. (Q _g - Q _{gd})		42				
t _{d(on)}	Turn-On Delay Time		74			V _{DD} = 65V	
t _r	Rise Time		330			I _D = 110A	
$t_{d(off)}$	Turn-Off Delay Time		110		ns	$R_G = 2.7\Omega$	
t _f	Fall Time		170			V _{GS} = 4.5V ④	
C _{iss}	Input Capacitance		11360			$V_{GS} = 0V$	
Coss	Output Capacitance		670			V _{DS} = 50V	
C _{rss}	Reverse Transfer Capacitance		290		pF	f = 1.0 MHz	
Coss eff. (ER)	Effective Output Capacitance (Energy Related)		760			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V $	
	Effective Output Capacitance (Time Related)		1140			$V_{GS} = 0V, V_{DS} = 0V \text{ to } 80V $	

Diode Characteristics

Symbol	Parameter	Min.	Тур.	Max.	Units	Conditions
Is	Continuous Source Current (Body Diode)			180		MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ①			730		integral reverse p-n junction diode.
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C$, $I_S = 110A$, $V_{GS} = 0V$ ④
t _{rr}	Reverse Recovery Time		50 60		ns	$T_J = 25^{\circ}C$ $V_R = 85V$, $T_J = 125^{\circ}C$ $I_F = 110A$
Q _{rr}	Reverse Recovery Charge		88 130		nC	$T_J = 25^{\circ}C$ di/dt = 100A/µs@
I _{RRM}	Reverse Recovery Current		3.3		Α	T _J = 25°C
t _{on}	Forward Turn-On Time	Intrinsio	turn-on	time is	negligible	e (turn-on is dominated by L _S +L _D)

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Limited by T_{Jmax} , starting $T_J = 25^{\circ}C$, L = 0.05mH, $R_G = 25\Omega$, $I_{AS} = 110A$, $V_{GS} = 10V$. Part not recommended for use above this value.
- $\label{eq:local_spin_spin} \mbox{ } \mbox{ } \mbox{I}_{SD} \leq \mbox{110A}, \mbox{ } \mbox{di/dt} \leq \mbox{1330A/} \mu \mbox{s}, \mbox{ } \mbox{V}_{DD} \leq \mbox{V}_{(BR)DSS}, \mbox{ } \mbox{T}_{J} \leq \mbox{175}^{\circ}\mbox{C}.$
- 4 Pulse width $\leq 400 \mu s$; duty cycle $\leq 2\%$.
- ⑤ C_{oss} eff. (TR) is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} . ⑥ C_{oss} eff. (ER) is a fixed capacitance that gives the same energy as C_{oss} while V_{DS} is rising from 0 to 80% V_{DSS} .
- $\ \ \, \bigcirc \ \, \mathsf{R}_{\scriptscriptstyle{\theta}}$ is measured at T_{J} approximately 90°C.
- ® When mounted on 1" square PCB (FR-4 or G-10 Material). For recommended footprint and soldering techniques refer to application note #AN-994.






Fig 1. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig 2. Typical Output Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage






Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 11. Typical Coss Stored Energy




Fig 8. Maximum Safe Operating Area




Fig 10. Drain-to-Source Breakdown Voltage




Fig 12. Maximum Avalanche Energy vs. Drain Current




Fig 13. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 14. Avalanche Current vs. Pulse Width




Fig 15. Maximum Avalanche Energy vs. Temperature

Notes on Repetitive Avalanche Curves, Figures 14, 15: (For further info, see AN-1005 at www.irf.com)

1. Avalanche failures assumption:

Purely a thermal phenomenon and failure occurs at a temperature far in excess of T_{imax}. This is validated for every

- 2. Safe operation in Avalanche is allowed as long asT_{imax} is not exceeded.
- 3. Equation below based on circuit and waveforms shown in Figures 22a, 22b.
- 4. P_{D (ave)} = Average power dissipation per single avalanche pulse.
- 5. BV = Rated breakdown voltage (1.3 factor accounts for voltage increase during avalanche).
- 6. I_{av} = Allowable avalanche current.
- 7. ΔT = Allowable rise in junction temperature, not to exceed T_{jmax} (assumed as 25°C in Figure 14, 15).

t_{av} = Average time in avalanche.

D = Duty cycle in avalanche = tav ·f

 $Z_{thJC}(D, t_{av})$ = Transient thermal resistance, see Figures 14) PD (ave) = 1/2 ($1.3 \cdot BV \cdot I_{av}$) = $\Delta T / Z_{thJC}$

 $I_{av} = 2\Delta T / [1.3 \cdot BV \cdot Z_{th}]$

 $E_{AS (AR)} = P_{D (ave)} t_{av}$






Fig 16. Threshold Voltage vs. Temperature




Fig 18. Typical Recovery Current vs. dif/dt




Fig 17. Typical Recovery Current vs. dif/dt




Fig 19. Typical Stored Charge vs. dif/dt




Fig 20. Typical Stored Charge vs. dif/dt






Fig 21. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 22a. Unclamped Inductive Test Circuit




Fig 22b. Unclamped Inductive Waveforms




Fig 23a. Switching Time Test Circuit




Fig 23b. Switching Time Waveforms




Fig 24a. Gate Charge Test Circuit






Fig 24b. Gate Charge Waveform



D²Pak (TO-263AB) Package Outline (Dimensions are shown in millimeters (inches))





- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

3 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY AT DATUM H.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61, 63 AND c1 APPLY TO BASE METAL ONLY.

- 6. DATUM A & B TO BE DETERMINED AT DATUM PLANE H.
- 7. CONTROLLING DIMENSION: INCH.
- 8. OUTLINE CONFORMS TO JEDEC OUTLINE TO-263AB.

S Y M		DIMEN	ISIONS		N
В	MILLIMETERS		INC	HES	O T E S
0 L	MIN.	MAX.	MIN.	MAX.	S
А	4.06	4.83	.160	.190	
A1	0.00	0.254	.000	.010	
Ь	0.51	0.99	.020	.039	
b1	0.51	0.89	.020	.035	5
b2	1.14	1.78	.045	.070	
b3	1.14	1.73	.045	.068	5
С	0.38	0.74	.015	.029	
c1	0.38	0.58	.015	.023	5
c2	1.14	1.65	.045	.065	
D	8.38	9.65	.330	.380	3
D1	6.86	_	.270	_	4
E	9.65	10.67	.380	.420	3,4
E1	6.22	_	.245	_	4
е	2.54	BSC	.100	BSC	
Н	14.61	15.88	.575	.625	
L	1.78	2.79	.070	.110	
L1	_	1.68	_	.066	4
L2	_	1.78	_	.070	
L3	0.25	BSC	.010	BSC	


LEAD ASSIGNMENTS

DIODES

1.- ANODE (TWO DIE) / OPEN (ONE DIE)
2, 4.- CATHODE
3.- ANODE

HEXFET IGBTs, CoPACK 1.- GATE 2, 4.- DRAIN 3.- SOURCE 1.- GATE 2, 4.- COLLECTOR 3.- EMITTER


D²Pak (TO-263AB) Part Marking Information




Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



TO-262 Package Outline (Dimensions are shown in millimeters (inches)





- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
- 2. DIMENSIONS ARE SHOWN IN MILLIMETERS [INCHES].

3 DIMENSION D & E DO NOT INCLUDE MOLD FLASH. MOLD FLASH SHALL NOT EXCEED 0.127 [.005"] PER SIDE. THESE DIMENSIONS ARE MEASURED AT THE OUTMOST EXTREMES OF THE PLASTIC BODY.

4. THERMAL PAD CONTOUR OPTIONAL WITHIN DIMENSION E, L1, D1 & E1.

5. DIMENSION 61 AND c1 APPLY TO BASE METAL ONLY.

6. CONTROLLING DIMENSION: INCH.

7.— OUTLINE CONFORM TO JEDEC TO-262 EXCEPT A1(max.), b(min.) AND D1(min.) WHERE DIMENSIONS DERIVED THE ACTUAL PACKAGE OUTLINE.

LEAD ASSIGNMENTS

IGBTs, CoPACK

- 1.- GATE 2.- COLLECTOR
- 3.- EMITTER 4.- COLLECTOR

<u>HEXFET</u>

DIODES


1.- ANODE (TWO DIE) / OPEN (ONE DIE)
2, 4.- CATHODE
3.- ANODE

2.- DRAIN 3.- SOURCE

4.- DRAIN

S Y M		DIMENSIONS					
В	MILLIM	ETERS	INC	HES	N O T E S		
0 L	MIN.	MAX.	MIN.	MAX.	S		
Α	4.06	4.83	.160	.190			
A1	2.03	3.02	.080	.119			
b	0.51	0.99	.020	.039			
b1	0.51	0.89	.020	.035	5		
b2	1.14	1.78	.045	.070			
ь3	1.14	1.73	.045	.068	5		
С	0.38	0.74	.015	.029			
c1	0.38	0.58	.015	.023	5		
c2	1.14	1.65	.045	.065			
D	8.38	9.65	.330	.380	3		
D1	6.86	_	.270	_	4		
E	9.65	10.67	.380	.420	3,4		
E1	6.22	_	.245		4		
е	2.54	BSC	.100	BSC			
L	13.46	14.10	.530	.555			
L1	_	1.65	_	.065	4		
L2	3.56	3.71	.140	.146			


TO-262 Part Marking Information



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



D²Pak (TO-263AB) Tape & Reel Information (Dimensions are shown in millimeters (inches))



Note: For the most current drawing please refer to IR website at http://www.irf.com/package/



Qualification Information

		1				
			Automotive			
Qualification Level		(per AEC-Q101)				
		Comments: Thi	Comments: This part number(s) passed Automotive qualification. Infineon's			
		Industrial and C	onsumer qualification level is granted by extension of the higher			
		Automotive leve	l.			
Moisture Sensitivity Level		D ² -Pak	MSL1			
Moistare	Moisture definitivity Level		MOLI			
	Machine Model		Class M4(+/- 800V) [†]			
			(per AEC-Q101-002)			
FOD	Human Body Model		Class H3A (+/- 6000V) [†]			
ESD		AEC-Q101-001				
	Observed Davis Madal		Class C5 (+/- 2000V) [†]			
Charged Device Model		AEC-Q101-005				
RoHS Co	mpliant	Yes				

[†] Highest passing voltage.

Revision History

	1	
Date	Comments	
3/3/2014	Added "Logic Level Gate Drive" bullet in the features section on page 1	
	Updated data sheet with new IR corporate template	
4/9/2014	Updated package outline and part marking on page 8 & 9.	
	 Updated Qualification table -TO262 Pak from "N/A" to "MSL1" on page 11. 	
	 Updated typo on the fig.19 and fig.20, unit of y-axis from "A" to "nC" on page 6. 	
11/6/2015	Updated datasheet with corporate template	
	Corrected ordering table on page 1.	

Published by Infineon Technologies AG 81726 München, Germany © Infineon Technologies AG 2015 All Rights Reserved.

IMPORTANT NOTICE

The information given in this document shall in <u>no event</u> be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie"). With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on the product, technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies office (www.infineon.com).

WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may <u>not</u> be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.