



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



## Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: [info@chipsmall.com](mailto:info@chipsmall.com) Web: [www.chipsmall.com](http://www.chipsmall.com)

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China



### Features

- Secondary side high speed SR controller
- Fly-back, Forward and Half-bridge topologies
- CCM operation with SYNC function
- 200V proprietary IC technology
- Max 500KHz switching frequency
- Anti-bounce logic and UVLO protection
- 6A peak turn off drive current
- Micropower start-up & ultra low quiescent current
- 10.7V gate drive clamp
- 60ns turn-off propagation delay
- Vcc range from 11V to 20V
- Enable function synchronized with MOSFET VDS transition
- Cycle by Cycle MOT Check Circuit prevents multiple false trigger GATE pulses
- Automotive Qualified
- Leadfree, RoHS compliant

### Typical Applications


Synchronous rectification driver for:

- Automotive DC-DC converters
- Automotive SMPS
- High power industrial SMPS


### Product Summary

Topology	Flyback, Forward, Half Bridge
$V_D$	200V
$V_{OUT}$	10.7 V
$I_{O+}$ & $I_{O-}$ (typical)	+3/-6A
Turn on propagation Delay	90ns (typical)
Turn off propagation Delay	60ns (typical)

### Package



### Typical Application Connection



Standard Pack				
Base Part Number	Package Type	Form	Quantity	Orderable Part Number
AUIRS1170S	PSOP8L	T&R	2500	AUIRS1170STR

## **Description**

AUIRS1170S is an automotive qualified smart secondary-side driver IC designed to drive N-Channel power MOSFETs used as synchronous rectifiers in isolated Resonant, Flyback and Forward converters. The IC can control one or more paralleled Nch-MOSFETs to emulate the behavior of Schottky diode rectifiers. The AUIRS1170S works in both DCM and CCM operation modes. The SYNC pin should be used in CCM mode to directly turn-off the MOSFET by a signal from secondary or primary controller. The IC is designed to use simple capacitor coupling interface with primary controller. In addition to the SYNC control, the drain to source voltage is sensed differentially to determine the polarity of the current and turn the power switch on and off in proximity of the zero current transition. Ruggedness and noise immunity are accomplished using an advanced blanking scheme and double-pulse suppression which allow reliable operation in all operating modes.

The AUIRS1170S is intended for automotive systems that must meet ASIL requirements. In safety critical applications power devices protection and their status monitoring is an important safety requirement which is currently addressed with discrete circuitry. The AUIRS1170S includes specific features that simplify and complement a proper system design, allowing users to achieve up to ASIL-D system rating.

## Absolute Maximum Ratings

Absolute Maximum Ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to  $V_s$  lead. Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only; and functional operation of the device at these or any other condition beyond those indicated in the "Recommended

Operating Conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions. Ambient temperature ( $T_A$ ) is  $-40^{\circ}\text{C} \leq T_A \leq 125^{\circ}\text{C}$ , unless otherwise specified.

Symbol	Definition	Min.	Max.	Units	Remarks
$V_{CC}$	Supply voltage	-0.3	20	V	
$V_{EN}$	Enable voltage	-0.3	20		
$V_{SYNC}$	SYNC Voltage	-0.3	20		
$V_{GATE}$	Gate voltage	-0.3	20		$V_{CC}=20\text{V}$ , Gate off
$V_D$	Continuous Drain Sense Voltage	-1	200		
$V_D$	Pulse Drain Sense Voltage	-5	200		
$I_{SYNC}$	SYNC Current	-10	10	mA	
$R_{thJC}$	Thermal resistance, junction to case	—	4	$^{\circ}\text{C}/\text{W}$	
$P_D$	Package power dissipation		970	mW	$T_a=25^{\circ}\text{C}$
$f_{SW}$	Switching frequency		500	kHz	
$T_J$	Operating Junction temperature	-40	150	$^{\circ}\text{C}$	SOIC-8
$T_S$	Storage temperature	-55	150		SOIC-8, $T_{AMB}=25^{\circ}\text{C}$
$T_L$	Lead temperature (soldering, 10 seconds)	—	300		

## Recommended Operating Conditions

For proper operation the device should be used within the recommended conditions. All voltage parameters are absolute voltage referenced to  $V_s$ .

Symbol	Definition	Min.	Max.	Units
$V_{CC}$	Supply voltage	11	18	V
$V_D$	Drain Sense Voltage	-3	200	
$T_J$	Junction temperature	-25	125	$^{\circ}\text{C}$
$f_{SW}$	Switching frequency	---	500	kHz
$R_{MOT}$	MOT pin resistor value	5	75	k $\Omega$



### Static Electrical Characteristics

VCC=15V and -40°C≤TA≤125°C unless otherwise specified. The output voltage and current (Vo and Io) parameters are referenced to Vs (pin6).

#### SUPPLY SECTION

Symbol	Definition	Min	Typ	Max	Units	Test Conditions
V <sub>CCUV+</sub>	Vcc Turn On Threshold	9.4	10.2	11.1	V	
V <sub>CCUV-</sub>	Vcc Turn Off Threshold (UVLO)	8.2	9.3	10.1		
V <sub>CCHYST</sub>	Vcc Turn On/Off Hysteresis		1.7			
I <sub>CC</sub>	Operating Current		45	80	mA	C <sub>LOAD</sub> =10nF, f <sub>SW</sub> =400kHz
I <sub>QCC</sub>	Quiescent Current		1.8	2.4		
I <sub>CC START</sub>	Start-up Current		100	200	μA	V <sub>CC</sub> =V <sub>CCUV+</sub> -0.1V
I <sub>SLEEP</sub>	Sleep Current		150	200		V <sub>EN</sub> =0V,
V <sub>ENHI</sub>	Enable Voltage High	2.15	2.70	3.4	V	
V <sub>ENLO</sub>	Enable Voltage Low	1.2	1.6	2.2		
R <sub>EN</sub>	Enable Pull-up Resistance		1.5		MΩ	

#### COMPARATOR SECTION

Symbol	Definition	Min	Typ	Max	Units	Test Conditions
V <sub>TH1</sub>	Turn-off Threshold	-11	-5	0	mV	V <sub>CC</sub> = 18V
V <sub>TH2</sub>	Turn-on Threshold	-150	-100	-60		V <sub>CC</sub> = 18V
V <sub>HYST</sub>	Hysteresis		90			V <sub>CC</sub> = 18V
I <sub>BIAS1</sub>	Input Bias Current		45	60	μA	V <sub>D</sub> = - 20mV V <sub>CC</sub> = 18V Ho = low

**ONE SHOT SECTION**

Symbol	Definition	Min	Typ	Max	Units	Test Conditions
$t_{\text{BLANK}}$	Blanking pulse duration	7.8	17	25	$\mu\text{s}$	
$V_{\text{TH3}}$	Reset Threshold		3.9		V	$V_{\text{CC}}=15\text{V}$
$V_{\text{HYST3}}$	Hysteresis *		20		mV	
$T_{\text{B}}$	$V_{\text{TH3}}$ reset propagation delay**		400		ns	

\* Guaranteed by design

\*\* See MOT Protection Mode section

**MINIMUM ON TIME SECTION**

Symbol	Definition	Min	Typ	Max	Units	Test Conditions
$T_{\text{ONmin}}$	Minimum On Time*	100	210	390	ns	$R_{\text{MOT}}=5\text{k}\Omega$
		1.7	2.8	3.9	$\mu\text{s}$	$R_{\text{MOT}}=75\text{k}\Omega$

\*See Pin Description section for  $R_{\text{MOT}}$  calculation formula

**Electrical Characteristics**

$V_{\text{CC}}=15\text{V}$  and  $-40^{\circ}\text{C} \leq T_{\text{A}} \leq 125^{\circ}\text{C}$  unless otherwise specified. The output voltage and current ( $V_{\text{O}}$  and  $I_{\text{O}}$ ) parameters are referenced to  $V_{\text{S}}$  (pin6).

**SYNC and ENABLE SECTION**

Symbol	Definition	Min	Typ	Max	Units	Test Conditions
$V_{\text{SYHI}}$	SYNC Voltage High (disable)	2	2.4	3	V	
$V_{\text{SYLO}}$	SYNC Voltage Low (enable)	0.6	0.7	1	V	
$T_{\text{SYon}}$	SYNC Turn-on Prop. Delay		90	130	ns	SYNC=high to low $C_{\text{LOAD}}=1\text{nF}$
$T_{\text{SYoff}}$	SYNC Turn-off Prop. Delay		80	120	ns	SYNC=low to high $C_{\text{LOAD}}=1\text{nF}$
$T_{\text{SYPWf}}$	Minimum SYNC Pulse Width(*)	50			ns	
$I_{\text{synch}}$	Synch pin input current		0.8		$\mu\text{A}$	
$T_{\text{dEN\_on}}$	Delay from EN high to $V_{\text{G}}$ high		20		$\mu\text{s}$	EN_low >6 $\mu\text{s}$
$T_{\text{dEN\_off}}$	Delay from EN low to $V_{\text{G}}$ low (*)		300		ns	


(\*) guaranteed by design

**GATE DRIVER SECTION**

Symbol	Definition	Min	Typ	Max	Units	Test Conditions
$V_{GLO}$	Gate Low Voltage		0.19	0.29	V	$I_{GATE}=200mA$ , $V_{CC} = 12V$
$V_{GTH}$	Gate High Voltage	9.4	10.7	11.9	V	$V_{CC}=12V-18V$ (internally clamped) $C_{LOAD}=1nF$
$t_{r1}$	Rise Time		70		ns	$C_{LOAD}=10nF$ , $V_{CC}=15V$
$t_{f1}$	Fall Time		35		ns	$C_{LOAD}=10nF$ , $V_{CC}=15V$
$T_{Don}$	Turn on Propagation Delay		90	120	ns	$C_{LOAD}=1nF$ , $V_{CC}=15V$
$T_{Doff}$	Turn off Propagation Delay		60	75	ns	$C_{LOAD}=1nF$ , $V_{CC}=15V$
$I_{O\ source}$	Output Peak Current (source) (*)		3		A	$C_{LOAD}=10nF$
$I_{O\ sink}$	Output Peak Current (sink) (*)		6		A	$C_{LOAD}=10nF$


(\*) guaranteed by design

## Functional Block Diagram






## Input/Output/Enable Pin Equivalent Circuit Diagrams



## Lead Definitions

PIN #	Symbol	Description
1	VCC	Supply Voltage
2	SYNC	SYNC Input for direct turn off
3	MOT	Minimum On Time
4	EN	Enable
5	VD	FET Drain Sensing
6	VS	FET Source Sensing and GND connection
7	NC	Not connected
8	VGATE	Gate Driver Output
	ExpPad	at Vs potential, use only for thermal dissipation.

## Lead Assignment



## Detailed Pin Description

### VCC: Power Supply

This is the supply voltage pin of the IC and it is monitored by the under voltage lockout circuit. It is possible to turn off the IC by pulling this pin below the minimum turn off threshold voltage, without damage to the IC.

To prevent noise problems, a bypass ceramic capacitor connected to Vcc and COM should be placed as close as possible to the AUIRS1170. This pin is internally clamped.

### SYNC: Direct Turn-off and Reset

SYNC is used to directly turn-off the SR MOSFET by an external signal. The gate output of AUIRS1170 is low when SYNC voltage is higher than  $V_{SYHI}$  threshold. The propagation delay from SYNC goes high to gate turns off is 50ns maximum. The turn-off of SYNC is a direct control and it ignores the MOT time (override).

The SYNC pin will reset MOT and Blanking time when SYNC switches from low to high. It will reset MOT timer and Blanking timer only at the rising edge of signal. This function is useful for very low output voltage condition (such as overload or short circuit) where the VD voltage is too low to reach  $V_{th3}$  threshold to reset the timers.

SYNC pin also can be used to control the turn-on time of SR MOSFET (adding additional delay time at turn-on for noise immunity). If not used, SYNC pin should be connected to COM.

### MOT: Minimum On Time

The MOT programming pin controls the amount of minimum on time. Once  $V_{TH2}$  is crossed for the first time, the gate signal will become active and turn on the power FET. Spurious ringings and oscillations can trigger the input comparator off. The MOT blanks the input comparator keeping the FET on for a minimum time. The MOT is programmed between 200ns and 3us (typ.) by using a resistor referenced to COM and can be programmed using the following formula:

$$R_{MOT} = 2.5 * 10^{10} t_{MOT}$$

### EN: Enable

This pin is used to activate the IC "sleep" mode by pulling the voltage level below 1.6V (typ). In sleep mode the IC will consume a minimum amount of current. All switching functions will be disabled and the gate will be inactive.

### VD: Drain Voltage Sense

VD is the voltage sense pin for the power MOSFET Drain. This is a high voltage pin and particular care must be taken in properly routing the connection to the power MOSFET drain. Additional Filtering is recommended; see application section for details.

### VS: Source Voltage Sense


VS is the differential sense pin for the power MOSFET Source and IC gnd connection. This pin must be connected as close as possible to the power MOSFET source pin. Good electrical connection must be done to this pin since the internal devices and gate driver are referenced to this point.

### VGATE: Gate Drive Output

This is the gate drive output of the IC. Drive voltage is internally limited and provides 2A peak source and 7A peak sink capability. Although this pin can be directly connected to the power MOSFET gate, the use of minimal gate resistor is recommended, especially when putting multiple FETs in parallel. Care must be taken in order to keep the gate loop as short and as small as possible in order to achieve optimal switching performance.

## Functional Description

### State Diagram



### UVLO/Sleep Mode

The IC remains in the UVLO condition until the voltage on the VCC pin exceeds the VCC turn on threshold voltage,  $V_{CC\ ON}$ . During the time the IC remains in the UVLO state, the gate drive circuit is inactive and the IC draws a quiescent current of  $I_{CC\ START}$ . The UVLO mode is accessible from any other state of operation whenever the IC supply voltage condition of  $V_{CC} < V_{CC\ UVLO}$  occurs.

The sleep mode is initiated by pulling the EN pin below 1.6V (typ). In this mode the IC is essentially shut down and draws a very low quiescent supply current.

### Normal Mode and Synchronized Enable Function

The IC enters in normal operating mode once the UVLO voltage has been exceeded and the EN voltage is above  $V_{ENHI}$  threshold. When the IC enters the Normal Mode from the UVLO Mode, the GATE output is disabled (stays low) until  $V_{DS}$  exceeds  $V_{TH3}$  to activate the gate. This ensures that the GATE output is not enabled in the middle of a switching cycle. This logic prevents any reverse currents across the device due to the minimum on time function in the IC. The gate will continuously drive the SR MOSFET after this one-time activation. The Cycle by Cycle MOT protection circuit is enabled in Normal Mode.

## MOT Protection Mode

If the secondary current conduction time is shorter than the MOT (Minimum On Time) setting, the next driver output is disabled. This function can avoid reverse current that occurs when the system works at very low duty-cycles or at very light/no load conditions and reduce system standby power consumption by disabling GATE outputs. The Cycle by Cycle MOT Check circuit is always activated under Normal Mode and MOT Protection Mode, so that the IC can automatically resume normal operation once the load increases to a level and the secondary current conduction time is longer than MOT.

VG pulse can result shorter than MOT in case the sensed VDS voltage crosses both VTH1 and VTH3 before MOT time is expired. In particular, VG signal is VTH3 dominant and it is reset when VDS crosses VTH3. Despite the pulse length may result shorter, the MOT functionality is preserved and AUIRS1170S filters the following VDS pulse out by keeping VG low. Figure M1 shows the behavior of AUIRS1170S at VG pin in this specific case (continuous line) and in case VDS does not cross VTH3 before MOT is expired (dotted line). TP represents the VDS pulse length, TA defines the time at which VDS crosses VTH3, TB is the intrinsic delay of VTH3 reset circuit and TG is the VG pulse length. TB has been designed in order to filter out possible VDS noises due to switching of the driven switch and it is in the order of 400ns.




Figure M1: VG length as function of VDS in case it crosses VTH3 either before (continuous line) or after (dotted line) MOT expires.

## Application Information

### General Description

The AUIRS1170 Smart Rectifier IC can emulate the operation of diode rectifier by properly driving a Synchronous Rectifier (SR) MOSFET. The direction of the rectified current is sensed by the input comparator using the power MOSFET  $R_{DS(on)}$  as a shunt resistance and the GATE pin of the MOSFET is driven accordingly. Internal blanking logic is used to prevent spurious transitions. The Synchronous pin (SYNC) can directly take the signal sent from primary controller to turn off the gate of SR MOSFET prior to the turn-on of primary MOSFET therefore prevent negative current in SR circuit under CCM condition.

AUIRS1170 is suitable for Flyback, Forward and Resonant Half-Bridge topologies.




Figure 1: Input Comparator Threshold

### Flyback Application

The modes of operation for a Flyback circuit differ mainly for the turn-off phase of the SR switch, while the turn-on phase of the secondary switch (which corresponds to the turn off of the primary side switch) is identical.

#### Turn-on phase

When the conduction phase of the SR FET is initiated, current will start flowing through its body diode, generating a negative  $V_{DS}$  voltage across it. The body diode has generally a much higher voltage drop than the one caused by the MOSFET on resistance and therefore will trigger the turn-on threshold  $V_{TH2}$ . At that point the AUIRS1170 will drive the gate of MOSFET on which will in turn cause the conduction voltage  $V_{DS}$  to drop down. This drop is usually accompanied by some amount of ringing, that can trigger the input comparator to turn off; hence, a Minimum On Time (MOT) blanking period is used that will maintain the power MOSFET on for a minimum amount of time.

The programmed MOT will limit also the minimum duty cycle of the SR MOSFET and, as a consequence, the max duty cycle of the primary side switch.

#### DCM/CrCM Turn-off phase

Once the SR MOSFET has been turned on, it will remain on until the rectified current will decay to the level where  $V_{DS}$  will cross the turn-off threshold  $V_{TH1}$ . This will happen differently depending on the mode of operation. In DCM the current will cross the threshold with a relatively low  $di/dt$ . Once the threshold is crossed, the current will start flowing again through the body diode, causing the  $V_{DS}$  voltage to jump negative. Depending on the amount of residual current,  $V_{DS}$  may trigger once again the turn on threshold: for this reason  $V_{TH2}$  is blanked for a certain amount of time ( $T_{BLANK}$ ) after  $V_{TH1}$  has been triggered.

The blanking time is internally set. As soon as  $V_{DS}$  crosses the positive threshold  $V_{TH3}$  also the blanking time is terminated and the IC is ready for next conduction cycle.






Figure 2: Flyback primary and secondary currents and voltages for DCM mode




Figure 3: Flyback primary and secondary currents and voltages for CrCM mode




Figure 4: AUIRS1170 in DCM/CrCM mode Flyback




Figure 5: AUIRS1170 DCM/CrCM Sync Rect operation (with SYNC connected to COM)

## CCM Turn-off phase

In CCM mode the turn on phase is identical to DCM or CrCM and therefore won't be repeated here. The turn off transition is much steeper and  $dI/dt$  involved is much higher (Figure 6). If the SR controller wait for the primary switch to turn back on and turn the gate off according to the FET current crossing  $V_{TH1}$ , it has high chance to get reverse current in the SR MOSFET. A predictable turn-off prior to the primary turn-on is necessary. A decoupling and isolation capacitor can be used to couple the primary gate signal to AUIRS1170 SYNC pin and turn-off the SR MOSFET prior to the current slope goes to negative. Some turn-on delay to the primary MOSFET can guarantee no shoot through between the primary and secondary.

In CCM application the connection of AUIRS1170 is recommended as shown in Figure 7.




Figure 6: Primary and secondary currents and voltages for CCM mode




Figure 7: AUIRS1170 schematic in CCM mode Flyback

AUIRS1170 is designed to directly take the control information from primary side with capacitor coupling. A high voltage, low capacitance capacitor is used to send the primary gate driver signal to the SYNC pin. To have the circuit work properly, a Y cap is required between primary ground and secondary ground. No pulse transformer is required for the SYNC function, helps saving cost and PCB area.

The turn-off phase with SYNC control is shown in Figure 8.

In this case a blanking period is not applied; SYNC logic high will reset blanking time.





Figure 8: Secondary side CCM operation

The typical forward schematic with AUIRS1170 is shown in Figure 9. The operation waveform of SR in Forward is similar to the CCM operation of Flyback.



## Resonant Half-Bridge Application

The typical application circuit of AUIRS1170 in LLC half-bridge is shown in Figure 10.




Figure 10: Resonant half-bridge application circuit

The SYNC pin can be tied to Vs in LLC converter. The turn-on phase and turn-off phase is similar to flyback converter except the current shape is sinusoid. The typical operation waveform can be found below.




Figure 11: Resonant half-bridge operation waveforms (SYNC connected to Vs)

## Application details

Special care has to be taken here in the selection of M3 and M4 mosfets  $r_{ds(on)}$  and  $Q_g$ , because of the current shape. Being the current sinusoidal, a certain delay is expected from the time the M3 (M4) body diode will start conducting to the time the M3 (M4) channel will be closed. This depends on the  $di/dt$  and on the forward recovery time of the body diodes. In any case, it is necessary that diode forward voltage rises (in absolute value) above  $V_{th2}$  before the gate drive is activated.

Because the forward recovery time of the state of the art mosfets is very short (few tens nsec) and forward recovery voltage may be several volts, this delay may be neglected, except in case of MHz operation.

So, in absence of any filter on pin Vd, the only significant delay at turn-on is due to the mosfet Qg, charged by the peak current of the IC gate driver output (3A typ).

On the other side, as deeply discussed in AN1205, some filter is needed on pin Vd, which delays the fall time at the IC Vd input; for that reason, AN1205 suggests the filter capacitor is quickly discharged through a diode, whose anode is connected to pin Vd and whose cathode is connected to the mosfet drain terminal, as shown in fig.12:




Fig.12: Vds filtering of noise generated by layout parasitics

At turn-off, because  $V_{th1}$  is very low (few mV), very little delay is expected.

As said before, the turn-on delay introduced by the filter on Vd-Vs is deeply discussed in AN1205 and only few guidelines how to calculate the filter and the relevant delay are given here.

Moreover, an example of estimation of the delay introduced by M3 (M4) rdson and Qg is given.

To such delays, the delay introduced by the Vd-Vs filter has, of course, to be added.

## Vds filtering

In resonant and high power applications the synch. rect. switch signal Vds may be not so clean, because of secondary stray inductances (see an example in figure 13 where dark blue is the voltage across the secondary switch, called S1; green is the total secondary current, flowing into the two alternate branches of the rectifier, S1 and S2; purple is the primary current and light blue the gate signal of the AU1RS1170S which drives S1).

Except when working at exactly the resonant frequency, there will always be a phase shift between the half (or full) bridge center tap voltage and the current. This is clearly visible in figure 13, where some extra Vds ringing appears in the middle of the Vds pulse, caused by the commutation of the primary switches.

This extra ringing on Vds, if not properly filtered, may induce false or premature commutations of the AUIRS1170S; to be more specific it may happen that at the primary switching transition the induced noise from primary to secondary forces the turn-off of the active synch. rect Fet. This effect is more evident at low output current when the signal across the synch. rect Fes is low.






Figure 13: practical secondary waveforms in a LLC converter

To improve the noise rejection then a LP filter on  $V_d$  is suggested; the general rule is that filter cut-off frequency has to be set according to the fundamental frequency of the ringings ( $F_{ring}$ ): because it is a first order filter, its - 3dB frequency shall be at least a decade below the ringing fundamental.

On the other side, the filter introduces delays at both turn-on and turn-off.

An example is shown in figure 14. A filter with a cut-off frequency of 1MHz (100pF - 1.5kOhm ) introduces a turn-on delay of several hundred nsec (around 650ns).

Fortunately such delay can be easily compensated by introducing a diode in parallel to the filter resistance, which quickly discharges  $C_f$  during the high to low  $V_d$  transition.

The effect of such diode is shown in figure 15, where the turn-on delay is now only 134nsec.

Neglecting for a moment the compensation enabled by the diode, the delay cannot become a significant part of the switching half cycle. The delay introduced by the filter (0 to 90%) is  $2.3 * R_f * C_f$ . Assuming as a starting point that the delay must stay at least below 20% of the half PWM period ( $T_{sw}/2$ ), which is about half of the delay shown in Fig.14, we have that:

$$\frac{1}{2.3 * R_f * C_f} \geq \frac{10}{T_{sw}} = 10 * F_{sw} \quad [1]$$

The delay compensation forced by the diode will then further reduce the real delay, since the discharging equivalent resistance " $R_d$ " of the diode in forward conduction will be used.

Then the final approximated formula to determine the RC filter pole value is the following:

$$\frac{2.3 * 10}{2 * \pi} F_{sw} \leq \frac{1}{2 * \pi * R_f * C_f} = F_p \leq \frac{F_{ring}}{10}$$

A final verification of the best working value has to be carried on in the real application and a good compromise has to be found case by case.




Figure 14: effect of Vds filter on turn-on delay.




Figure 15: diode-discharge compensation of filter induced turn on delay

In all cases, the choice of  $R_f$  and  $C_f$  is not free.  $R_f$  is directly in series with pin Vd on the AUIRS1170S. Because the input Vd-Vs comparator is fed by an internal current source, adding too much external resistance may severely impact the turn-on threshold. Therefore a  $R_f$  value < 1.5k - 2k Ohm is recommended.

### Turn-on delay and Mosfet selection

As said, the trigger of  $V_{th2}$  threshold may be considered instantaneous, because of the forward recovery voltage of the body diode. After a time  $T_{don}$ ,  $V_{gs}$  will start rising. Because the mosfet is turned-on at zero voltage, there is no Miller plateau effect. Thus, the time the mosfet channel gets the whole current may be approximated as:

$$T_{delay_{on}} = T_{don} + V_{gsth} * C_{iss} / I_{Osource}$$

This delay is almost independent from the secondary current, provided the mosfet has enough transconductance. A more precise estimation is:

$$T_{delay-on} = T_{don} + \left( V_{gsth} * \frac{C_{iss}}{I_{osource}} \right) / \left( 1 - g_m * C_{iss} * 2 * \pi * \frac{F_{sw}}{I_{osource}} * I_{pk} \right)$$

Where  $g_m$  is the mosfet transconductance (at low current levels) and  $I_{pk}$  is the secondary sinusoidal current peak value.

Worth to say that, to keep the mosfet channel in conduction, the  $r_{dson}$  of the mosfet must not be too low! In fact, if at the expiration of the MOT the channel voltage drop:

$$V_{ds} = R_{dson} * i(T_{ONmin}) < V_{th1}$$

the gate pulse will be immediately terminated and the whole current will go back to the body diode. A good rule of thumb is then to choose the Mosfet  $R_{dson}$  so that the voltage dropout across it will be around 100mV at max output current.

### Turn-off

Turn-off is a bit more critical because, if too long, some cross conduction may occur in the output rectification. Turn-off will actually be initiated before the current zero crossing, at the time  $R_{dson} * i(t)$  reaches  $V_{th1}$ . This "anticipation" is given by:

$$Dt^- = V_{th1} / (R_{dson} * 2 * \pi * F_{sw} * I_{pk})$$

After the time  $T_{doff}$ , due to the IC internal propagation delay, the gate driver will start to discharge the mosfet  $Q_g$ . The mosfet channel may be considered fully closed when  $V_{gs}$  approaches  $V_{gs_{th}}$ . Therefore:

$$T_{fall} = (Q_g - Q_{gs1}) / I_{O_{sink}}$$

Where  $Q_g$  is the total gate charge and  $Q_{gs1}$  the gate charge to get to the  $V_{gs_{th}}$ .

The total turn-off delay must then be

$$T_{delay_{off}} = T_{doff} + T_{fall} < Dt^-$$

**This theoretical calculation helps to identify the optimum  $R_{ds-on}$  and  $Q_g$  of the matching synch. rect Fet, however an experimental verification is always needed to fine tune the application for proper operation.**

### Synch functionality in resonant applications

The SYNC pin also can be connected to a control signal for special turn-on and/or turn-off control.

Figure 16 is an example where the SYNC function is used to add some delay to the turn-on phase.

Figure 17 shows instead the use of synch to reset at the end of each cycle when  $V_{ds}$  is too low to reach  $V_{th3}$ .




Figure 16: Resonant half-bridge with SYNC control




Figure 17: Reset by SYNC when  $V_D < V_{th3}$

### MOT Protection Mode

The MOT protection prevents reverse current in SR MOSFET. This function works in all three topologies. Figure 18 is an example in Flyback converter.




Figure 18: MOT Protection Mode

### General Timing Waveforms




Figure 19: Timing waveforms

## Suggested pcb layout and footprint

The exposed pad on the bottom side of the package has been introduced to improve the power dissipation capability of the device. It is weakly electrically connected to the IC substrate, which is at  $V_s$  potential. Therefore, special care has to be taken when designing the board layout.

Figure 20 below show two possible footprints. In both cases, the pad has no pcb traces to any signal. It may be connected to  $V_s$  (pin6), if needed for layout simplification.

Both layout examples use DirectFet™ as synch.rectification devices; as also reported in AN1205, it is important to have gate connections very similar to each other when several mosfets in parallel are used to carry high currents. To avoid different  $T_{don}$  and  $T_{doff}$  delays due to gate traces inductance.

In the bottom example, the gate connections are optimized from the above point of view.




Figure 20: suggested footprints