imall

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





Ceramic transient voltage suppressors

SMD multilayer transient voltage suppressors, low capacitance series

The following products presented in this data sheet are being withdrawn.

Ordering Code Substitute Product		Date of Withdrawal	Deadline Last Orders	Last Shipments	
B72762A2170S160		2012-11-09	2013-03-01	2013-06-01	

For further information please contact your nearest EPCOS sales office, which will also support you in selecting a suitable substitute. The addresses of our worldwide sales network are presented at www.epcos.com/sales.

© EPCOS AG 2015. Reproduction, publication and dissemination of this publication, enclosures hereto and the information contained therein without EPCOS' prior express consent is prohibited.


EPCOS AG is a TDK Group Company.



Low capacitance series

<u>SMD</u>

EPCOS type designation system for low capacitance series





Low capacitance series

SMD

Features

- ESD protection level acc. ISO 10605, IEC 61000-4-2 Level 4
- Bidirectional protection
- Low capacitance
- Low insertion loss
- Low leakage current
- No signal distortion
- RoHS-compatible
- Suitable for lead-free soldering
- PSpice simulation models available
- Customer-specific types on request

Applications

ESD protection of data lines e.g. in notebooks and portable devices

Design

- Multilayer technology
- Lack of plastic or epoxy encapsulation for flammability rating better than UL 94 V-0
- Termination (see "Soldering directions"):
 - CT and CA types with nickel barrier terminations (AgNiSn), recommended for lead-free soldering, and compatible with tin/lead solder.

V/I characteristics and derating curves

V/l and derating curves are attached to the data sheet. The curves are sorted by V_{RMS} and then by case size, which is included in the type designation.

Single chip



Available case sizes:

EIA	Metric
0603	1608
0805	2012

Array

Internal circuit





2-fold array

4-fold array

Available case sizes:

EIA	Metric	Version
0405	1014	2-fold array
0612	1632	4-fold array



Low capacitance series


<u>SMD</u>

General technical data


Maximum RMS operating voltage		$V_{\text{RMS},\text{max}}$	17	V
Maximum DC operating voltage		V _{DC,max}	22	V
Contact discharge ESD capability	to IEC 61000-4-2	V _{ESD,contact}	8	kV
Air discharge ESD capability	to IEC 61000-4-2	$V_{\text{ESD,air}}$	15	kV
Maximum surge current	(8/20 µs)	I _{surge,max}	10 30	А
Maximum capacitance	(1 MHz, 1 V)	C _{max}	50 100	pF
Maximum clamping voltage	(8/20 µs)	V _{clamp,max}	50	V
Operating temperature	for arrays	T _{op}	-40/+85	°C
	for case size \geq 0603	T _{op}	-55/+125	°C
Storage temperature	for arrays	LCT/UCT	-40/+125	°C
	for case size \ge 0603	LCT/UCT	-55/+150	°C

Temperature derating

Climatic category: -40/+85 °C for arrays



Climatic category: -55/+125 °C for chip size ≥ 0603





Low capacitance series

<u>SMD</u>

Electrical specifications and ordering codes

Maximum ratings (T_{op,max})

Туре	Ordering code	$V_{\text{RMS,max}}$	$V_{\text{DC,max}}$	I _{surge,max} (8/20 μs)	W _{max} (2 ms)	$P_{diss,max}$	T _{op,max}
		V	V	A	mJ	mW	°C
2-fold array					•		
CA04P2S17TLCG	B72762A2170S160	17	22	10	10	3	+85
4-fold array							
CA06P4S17TLCG	B72724A2170S162	17	22	30	75	3	+85
Single chip							
CT0603K17LCG	B72500T2170K060	17	22	10	100	1	+125
CT0603S17ALCG	B72500T2170S160	17	22	30	75	3	+125
CT0805K17LCG	B72510T2170K062	17	22	30	100	4	+125

Characteristics (T_A = 25 °C)


Туре	V _{v,min} (1 mA)	V _{v,max} (1 mA)	V _{clamp,max}	I _{clamp} (8/20 μs)	C _{max} (1 MHz, 1 V)
	V	V	V	(0/20 μ3) Α	pF
2-fold array	<u> </u>		.		
CA04P2S17TLCG	25	40	50	1	75
4-fold array					
CA06P4S17TLCG	25	40	50	1	75
Single chip					
CT0603K17LCG	24.3	29.7	50	1	50
CT0603S17ALCG	25	40	50	1	75
CT0805K17LCG	24.8	33	50	1	100



Low capacitance series

<u>SMD</u>

Dimensional drawings



Dimensions in mm


Case size EIA / mm	I	w	h	d	е	k
0603 / 1608	1.6 ±0.15	0.80 ±0.10	0.9 max.	-	-	0.10 0.40
0805 / 2012	2.0 ±0.20	1.25 ±0.15	1.4 max.	-	-	0.13 0.75
0405 / 1014	1.37 ±0.15	1.00 +0/-0.15	0.7 max.	0.36 ±0.10	0.64 ±0.10	0.20 ±0.10
0612 / 1632	3.2 ±0.20	1.60 ±0.15	0.9 max.	0.40 ±0.15	0.80 ±0.15	0.20 ±0.10




Low capacitance series

<u>SMD</u>

Recommended solder pad layout





4-fold array

Dimensions in mm

Case size EIA / mm		A	В	С	E
0603 / 1608	Single chip	1.00	1.00	1.00	-
0805 / 2012	Single chip	1.40	1.20	1.00	-
0405 / 1014	2-fold array	0.40	0.55	0.28	0.64
0612 / 1632	4-fold array	0.50	0.70	1.20	0.76

Delivery mode


EIA case size	Taping	Reel size	Packing unit	Туре	Ordering code
		mm	pcs.		
2-fold array					
0405	Cardboard	180	4000	CA04P2S17TLCG	B72762A2170S160
4-fold array					
0612	Blister	180	4000	CA06P4S17TLCG	B72724A2170S162
Single chip					
0603	Cardboard	180	4000	CT0603K17LCG	B72500T2170K060
0603	Cardboard	180	4000	CT0603S17ALCG	B72500T2170S160
0805	Blister	180	3000	CT0805K17LCG	B72510T2170K062




Low capacitance series

<u>SMD</u>

V/I characteristics



CT0603K17LCG




CT0603S17ALCG




Low capacitance series

<u>SMD</u>

V/I characteristics



CT0805K17LCG




CA04P2S17TLCG



Low capacitance series

<u>SMD</u>

V/I characteristics



CA06P4S17TLCG




Low capacitance series

<u>SMD</u>

Derating curves

Maximum surge current I_{surge,max} = f (t_r, pulse train)

For explanation of the derating curves refer to "General technical information", chapter 2.7.2






Low capacitance series

<u>SMD</u>

Taping and packing

1 Taping and packing for SMD components

1.1 Blister tape (the taping to IEC 60286-3)



Dimensions in mm

		1-8	mm tape		12-mm tape		16-mm tape			
	Case size (inch/mm)						Case size (inch/mm)		e size ı/mm)	Tolerance
			0508/ 1220	0612/ 1632	1012/ 2532					
	0603/ 1608	0506/ 1216	0805/ 2012	1206/ 3216	1210/ 3225	1812/ 4532	2220/ 5750	3225	4032	
A ₀	0.9 ±0.10	1.50	1.60	1.90	2.80	3.50	5.10	7.00	8.60	±0.20
B ₀	1.75 ±0.10	1.80	2.40	3.50	3.50	4.80	6.00	8.70	10.60	±0.20
K ₀	1.0 0.80 1.80				2.	60	5.	00	max.	
Т	0.30				0.	30	0.	30	max.	
T ₂	1.3	1.20	2.	50		3.	50	5.	50	max.
D ₀			1.50			1.	50	1.	50	+0.10/-0
D_1			1.00			1.	50	1.	50	min.
P ₀			4.00			4.00		4.00		±0.10 ¹⁾
P_2			2.00			2.00		2.00		±0.05
P ₁	4.00					8.00		12	.00	±0.10
W	8.00					12	.00	16	.00	±0.30
E	1.75					1.	75	1.	75	±0.10
F	3.50					5.	50	7.	50	±0.05
G			0.75			0.	75	0.	75	min.

1) $\leq \pm 0.2$ mm over 10 sprocket holes.




Low capacitance series

<u>SMD</u>


Part orientation in tape pocket for blister tape

For discrete chip, case sizes 0603, 0805, 1206, 1210, 1812 and 2220



KKE0351-A-E


For arrays 0506 and 1012




Additi

Cavity play

For array, case sizes 0612



For filter array, case size 0508



Additional taping information						
Reel material	Polystyrol (PS)					
Tape material	Polystyrol (PS) or Polycarbonat (PC) or PVC					
Tape break force	min. 10 N					
Top cover tape strength	min. 10 N					
Top cover tape peel force	0.2 to 0.6 N for 8-mm tape and 0.2 to 0.8 N for 12-mm tape at a peel speed of 300 mm/min					
Tape peel angle	Angle between top cover tape and the direction of feed during peel off: 165° to 180°					


Each part rests in the cavity so that the angle between the part and cavity center line is no more than 20°



Low capacitance series

<u>SMD</u>

1.2 Cardboard tape (taping to IEC 60286-3)



Dimensions in mm

	8-mm tape								
		Case size (inch/mm) Case (inch/mm)							
	0201/0603	0402/1005	0405/1012	0603/1608	1003/2508	0508/1220			
A ₀	0.38 ±0.05	0.60	1.05	0.95	1.00	1.60	±0.20		
B ₀	0.68 ±0.05	1.15	1.60	1.80	2.85	2.40	±0.20		
Т	0.35 ±0.02	0.60	0.75	0.95	1.00	0.95	max.		
T ₂	0.4 min.	0.70	0.90	1.10	1.10	1.12	max.		
D ₀	1.50 ±0.1		1.	50		1.50	+0.10/-0		
P ₀			4.	00			$\pm 0.10^{2)}$		
P ₂			2.	00			±0.05		
P ₁	2.00 ±0.05	2.00	4.00	4.00	4.00	4.00	±0.10		
W	8.00								
E	1.75								
F		3.50							
G	1.35			0.75			min.		

2) ≤ 0.2 mm over 10 sprocket holes.



Low capacitance series


<u>SMD</u>

Part orientation in tape pocket for cardboard tape


Equivalent terminations because of unipolar component



For array case size 0508




For array case size 0405





For filter array, case size 0405



Additional taping information


Reel material	Polystyrol (PS)
Tape material	Cardboard
Tape break force	min. 10 N
Top cover tape strength	min. 10 N
Top cover tape peel force	0.1 to 0.65 N at a peel speed of 300 mm/min
Tape peel angle	Angle between top cover tape and the direction of feed during peel off: 165° to 180°
Cavity play	Each part rests in the cavity so that the angle between the part and cavity center line is no more than 20°



Low capacitance series

<u>SMD</u>


1.3 Reel packing



Dimensions in mm

	8-mm tape		12-mm tape		16-mm tape
	180-mm reel	330-mm reel	180-mm reel	330-mm reel	330-mm reel
A	180 -3/+0	330 -2.0	180 -3/+0	330 -2.0	330 -2.0
W ₁	8.4 +1.5/-0	8.4 +1.5/-0	12.4 +1.5/-0	12.4 +1.5/-0	16.4 +1.5/-0
W ₂	14.4 max.	14.4 max.	18.4 max.	18.4 max.	22.4 max.

Leader, trailer



Low capacitance series

<u>SMD</u>

1.4 Packing units for discrete chip and array chip

	th the second se			180 mm	330 mm
Case size	Chip thickness	Cardboard tape	Blister tape	Ø 180-mm reel	Ø 330-mm reel
inch/mm	th	W	W	pcs.	pcs.
0201/0603	0.33 mm	8 mm	_	15000	-
0402/1005	0.6 mm	8 mm	-	10000	-
0405/1012	0.7 mm	8 mm	-	5000	-
0506/1216	0.5 mm	-	8 mm	4000	-
0508/1220	0.9 mm	8 mm	8 mm	4000	-
0603/1608	0.9 mm	8 mm	8 mm	4000	16000
0612/1632	0.9 mm	_	8 mm	3000	-
0805/2012	0.7 mm	-	8 mm	3000	-
	0.9 mm	-	8 mm	3000	12000
	1.3 mm	-	8 mm	3000	-
1003/2508	0.9 mm	8 mm	-	4000	-
1012/2532	1.0 mm	-	8 mm	2000	-
1206/3216	0.9 mm	-	8 mm	3000	-
	1.3 mm	-	8 mm	3000	-
	1.4 mm	-	8 mm	2000	-
	1.6 mm	_	8 mm	2000	-
1210/3225	0.9 mm	-	8 mm	3000	-
	1.3 mm	-	8 mm	3000	-
	1.4 mm	-	8 mm	2000	-
	1.6 mm	_	8 mm	2000	-
1812/4532	1.3 mm	-	12 mm	1500	-
	1.4 mm	-	12 mm	1000	-
	1.6 mm	-	12 mm	-	4000
	2.3 mm	-	12 mm	-	3000
2220/5750	1.3 mm	-	12 mm	1500	_
	1.4 mm	-	12 mm	1000	-
	2.0 mm	-	12 mm	-	3000
	2.3 mm	-	12 mm	-	3000
3225	3.2 mm	-	16 mm	-	1000
	4.5 mm	-	16 mm	-	1000
4032	3.2 mm	_	16 mm	-	1000
	4.5 mm	_	16 mm	-	1000



Low capacitance series

<u>SMD</u>

2 Delivery mode for leaded SHCV varistors

Standard delivery mode for SHCV types is bulk. Alternative taping modes (AMMO pack or taped on reel) are available upon request.

Packing units for:

Туре	Pieces
SR6	2000
SR1 / SR2	1000

For types not listed in this data book please contact EPCOS.



Low capacitance series


<u>SMD</u>

Soldering directions

1 Terminations

1.1 Nickel barrier termination

The nickel barrier layer of the silver/nickel/tin termination prevents leaching of the silver base metallization layer. This allows great flexibility in the selection of soldering parameters. The tin prevents the nickel layer from oxidizing and thus ensures better wetting by the solder. The nickel barrier termination is suitable for all commonly-used soldering methods.




KKE0484-W-E

Multilayer CTVS: Structure of nickel barrier termination

1.2 Silver-palladium termination

Silver-palladium terminations are used for the large case sizes 1812 and 2220 and for chips intended for conductive adhesion. This metallization improves the resistance of large chips to thermal shock.

In case of conductive adhesion, the silver-palladium metallization reduces susceptibility to corrosion. Silver-palladium termination can be used for smaller case sizes (only chip) for hybrid applications as well. The silver-palladium termination is not approved for lead-free soldering.



Multilayer varistor: Structure of silver-palladium termination




Low capacitance series

<u>SMD</u>

1.3 Silver-platinum termination

Silver-platinum terminations are mainly used for the large case sizes 1812 and 2220. The silverplatinum termination is approved for reflow soldering, SnPb soldering and lead-free soldering with a silver containing solder paste. In case of SnPb soldering, a solder paste Sn62Pb36Ag2 is recommended. For lead-free reflow soldering, a solder paste SAC, e.g. Sn95.5Ag3.8Cu0.7, is recommended.




Multilayer varistor: Structure of silver-platinum termination

2 Recommended soldering temperature profiles

2.1 Reflow soldering temperature profile

Recommended temperature characteristic for reflow soldering following JEDEC J-STD-020D



Please read *Cautions and warnings* and *Important notes* at the end of this document.

Low capacitance series

<u>SMD</u>

Profile feature		Sn-Pb eutectic assembly	Pb-free assembly
Preheat and soak			
- Temperature min	T _{smin}	100 °C	150 °C
- Temperature max	T _{smax}	150 °C	200 °C
- Time	$t_{\mbox{\scriptsize smin}}$ to $t_{\mbox{\scriptsize smax}}$	60 120 s	60 180 s
Average ramp-up rate	T_{smax} to T_{p}	3 °C/ s max.	3 °C/ s max.
Liquidous temperature	TL	183 °C	217 °C
Time at liquidous	tL	60 150 s	60 150 s
Peak package body temperature	T _p ¹⁾	220 °C 235 °C ²⁾	245 °C 260 °C ²⁾
Time $(t_P)^{3)}$ within 5 °C of specified classification temperature (T_c)		20 s ³⁾	30 s ³⁾
Average ramp-down rate	T_p to T_{smax}	6 °C/ s max.	6 °C/ s max.
Time 25 °C to peak temperature		maximum 6 min	maximum 8 min

1) Tolerance for peak profile temperature (T_P) is defined as a supplier minimum and a user maximum.


2) Depending on package thickness. For details please refer to JEDEC J-STD-020D.

3) Tolerance for time at peak profile temperature ($t_{\rm p}$) is defined as a supplier minimum and a user maximum.

Note: All temperatures refer to topside of the package, measured on the package body surface. Number of reflow cycles: 3

2.2 Wave soldering temperature profile

Temperature characteristics at component terminal with dual-wave soldering



Please read *Cautions and warnings* and *Important notes* at the end of this document.



Low capacitance series

SMD

2.3 Lead-free soldering processes

EPCOS multilayer CTVS with AgNiSn termination are designed for the requirements of lead-free soldering processes only.

Soldering temperature profiles to JEDEC J-STD-020D, IEC 60068-2-58 and ZVEI recommendations.

3 Recommended soldering methods - type-specific releases by EPCOS

3.1 Overview

		Reflow soldering		Wave soldering	
Туре	Case size	SnPb	Lead-free	SnPb	Lead-free
CT / CD	0201/ 0402	Approved	Approved	No	No
CT / CD	0603 2220	Approved	Approved	Approved	Approved
CN	0603 2220	Approved	No	Approved	No
CNK2	1812, 2220	Approved	Approved	No	No
Arrays	0405 1012	Approved	Approved	No	No
ESD/EMI filters	0405, 0508	Approved	Approved	No	No
CU	3225, 4032	Approved	Approved	Approved	Approved
SHCV	-	No	No	Approved	Approved

3.2 Nickel barrier and AgPt terminated multilayer CTVS

All EPCOS MLVs with nickel barrier and AgPt termination are suitable and fully qualiyfied for lead-free soldering. The nickel barrier layer is 100% matte tin-plated.

3.3 Silver-palladium terminated MLVs

AgPd-terminated MLVs are mainly designed for conductive adhesion technology on hybrid material. Additionally MLVs with AgPd termination are suitable for reflow and wave soldering with SnPb solder.

Note:

Lead-free soldering is not approved for MLVs with AgPd termination.

3.4 Silver-platinum terminated MLVs

The silver-platinum termination is approved for reflow soldering, SnPb soldering and lead-free with a silver containing solder paste. In case of SnPb soldering, a solder paste Sn62Pb36Ag2 is recommended. For lead-free reflow soldering, a solder paste SAC, e.g. Sn95.5Ag3.8Cu0.7, is recommended.



Low capacitance series

<u>SMD</u>

3.5 Tinned copper alloy

All EPCOS CU types with tinned termination are approved for lead-free and SnPb soldering.

3.6 Tinned iron wire

All EPCOS SHCV types with tinned termination are approved for lead-free and SnPb soldering.

4 Solder joint profiles / solder quantity


4.1 Nickel barrier termination


If the meniscus height is too low, that means the solder quantity is too low, the solder joint may break, i.e. the component becomes detached from the joint. This problem is sometimes interpreted as leaching of the external terminations.

If the solder meniscus is too high, i.e. the solder quantity is too large, the vise effect may occur. As the solder cools down, the solder contracts in the direction of the component. If there is too much solder on the component, it has no leeway to evade the stress and may break, as in a vise.

The figures below show good and poor solder joints for dual-wave and infrared soldering.

4.1.1 Solder joint profiles for nickel barrier termination - dual-wave soldering







Pad geometry too large, not soldered in preferred direction KKE0288-H-E

Good and poor solder joints caused by amount of solder in dual-wave soldering.

4.1.2 Solder joint profiles for nickel barrier termination / silver-palladium / silver-platinum termination - reflow soldering





Too much solder Pad geometry too large


KKE0071-A-E

⇔TDK

Multilayer varistors (MLVs) Low capacitance series SMD In case of: AgPd/AgPt Ni-Barrier Good solder joint KKE0070-2-E

Good and poor solder joints caused by amount of solder in reflow soldering.

5 Conductive adhesion



Attaching surface-mounted devices (SMDs) with electrically conductive adhesives is a commercially attractive method of component connection to supplement or even replace conventional soldering methods.

Electrically conductive adhesives consist of a non-conductive plastic (epoxy resin, polyimide or silicon) in which electrically conductive metal particles (gold, silver, palladium, nickel, etc) are embedded. Electrical conduction is effected by contact between the metal particles.

Adhesion is particularly suitable for meeting the demands of hybrid technology. The adhesives can be deposited ready for production requirements by screen printing, stamping or by dispensers. As shown in the following table, conductive adhesion involves two work operations fewer than soldering.

Reflow soldering	Wave soldering	Conductive adhesion	
Screen-print solder paste	Apply glue dot	Screen-print conductive adhesive	
Mount SMD	Mount SMD	Mount SMD	
Predry solder paste	Cure glue	Cure adhesive	
Reflow soldering	Wave soldering	Inspect	
Wash	Wash		
Inspect	Inspect		

Low capacitance series

<u>SMD</u>

A further advantage of adhesion is that the components are subjected to virtually no temperature shock at all. The curing temperatures of the adhesives are between 120 °C and 180 °C, typical curing times are between 30 minutes and one hour.

The bending strength of glued chips is, in comparison with that of soldered chips, higher by a factor of at least 2, as is to be expected due to the elasticity of the glued joints.

The lower conductivity of conductive adhesive may lead to higher contact resistance and thus result in electrical data different to those of soldered components. Users must pay special attention to this in RF applications.

6	Solderability tests
---	---------------------

			1	
Test	Standard	Test conditions Sn-Pb soldering	Test conditions Pb-free soldering	Criteria/ test results
Wettability	IEC 60068-2-58	Immersion in 60/40 SnPb solder using non-activated flux at 215 \pm 3 °C for 3 \pm 0.3 s	Immersion in Sn96.5Ag3.0Cu0.5 solder using non- or low activated flux at 245 ± 5 °C for 3 ± 0.3 s	Covering of 95% of end termination, checked by visual inspection
Leaching resistance	IEC 60068-2-58	Immersion in 60/40 SnPb solder using mildly activated flux without preheating at 260 ± 5 °C for 10 ± 1 s	Immersion in Sn96.5Ag3.0Cu0.5 solder using non- or low activated flux without preheating at 255 ± 5 °C for 10 ± 1 s	No leaching of contacts
Thermal shock (solder shock)		Dip soldering at 300 °C/5 s	Dip soldering at 300 °C/5 s	No deterioration of electrical parameters. Capacitance change: $\leq \pm 15\%$
Tests of resistance to soldering heat for SMDs	IEC 60068-2-58	Immersion in 60/40 SnPb for 10 s at 260 °C	Immersion in Sn96.5Ag3.0Cu0.5 for 10 s at 260 °C	Change of varistor voltage: $\leq \pm 5\%$
Tests of resistance to soldering heat for radial leaded components (SHCV)	IEC 60068-2-20	Immersion of leads in 60/40 SnPb for 10 s at 260 °C	Immersion of leads in Sn96.5Ag3.0Cu0.5 for 10 s at 260 °C	Change of varistor voltage: $\leq \pm 5\%$ Change of capacitance X7R: $\leq -5/+10\%$