Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from,Europe,America and south Asia,supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of “Quality Parts,Customers Priority,Honest Operation,and Considerate Service”,our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip,ALPS,ROHM,Xilinx,Pulse,ON,Everlight and Freescale. Main products comprise IC,Modules,Potentiometer,IC Socket,Relay,Connector.Our parts cover such applications as commercial,industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!

Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China

CTVS –
Ceramic transient voltage suppressors

SMD multilayer transient voltage suppressors,
ESD/ EMI filters

Series/Type: **B72862F1050S160**
Date: February 2016

© EPCOS AG 2016. Reproduction, publication and dissemination of this publication, enclosures hereto and the information contained therein without EPCOS' prior express consent is prohibited.

EPCOS AG is a TDK Group Company.

EPCOS type designation system for ESD/EMI filters

CA	04	F2	FT	5	AUD	010	G

Construction:
CA ≙ Chip array with nickel barrier termination (AgNiSn)

Case sizes:
04 ≙ 04 x 05 ≙ 2-fold array

Number of lines per component:
F2 ≙ EMI filter with 2 lines

Filter design:
FT ≙ Feedthrough type

Maximum DC operating voltage:
5 ≙ 5 V DC

EMI filter application:
AUD ≙ Suitable for audio applications

Minimum cut-off frequency:
10 ≙ 10 MHz

Taping mode:
G ≙ 180-mm reel

SMD

Features

- High attenuation in a wide frequency range covering GSM, UMTS, GPRS, WLAN, Bluetooth and GPS
- ESD robustness acc. to IEC 61000-4-2 level 4 on input and output ports
- Up to 20 component functions integrated in one package
- Low DC leakage currents
- Bidirectional protection
- Low inductance due to common ground contacts
- High frequency stability versus temperature
- RoHS-compatible

Applications

- Reliable ESD/EMI filtering of audio lines (2-fold array), mobile phones, PDAs, notebooks

Design

- Multilayer technology
- 0405/1014 EIA/mm case sizes
- Nickel barrier termination (AgNiSn) recommended for lead-free soldering (see "Soldering directions")
- Lack of plastic or epoxy encapsulation for flammability rating better than UL 94 V-0

Typical frequency characteristic curves

Typical frequency characteristic curves are attached to the data sheet.

Array



Internal circuits



2-fold array with common ground

Available case sizes:

EIA	Metric	Version
0405	1014	2-fold array

General technical data

Maximum DC operating voltage		$V_{DC,max}$	5	V
Contact discharge ESD capability	to IEC 61000-4-2	$V_{ESD,contact}$	8	kV
Air discharge ESD capability	to IEC 61000-4-2	$V_{ESD,air}$	15	kV
Minimum cut-off frequency	(−3 dB, 50 Ω, 0 V)	$f_{cut\text{-}off,min}$	10	MHz
Typical resonance frequency	(50 Ω, 0 V)	$f_{res,typ}$	900	MHz
Maximum response time		$t_{resp,max}$	0.5	ns
Operating temperature	(without derating)	T_{op}	−40/+85	°C
Storage temperature		LCT/UCT	−40/+125	°C

Temperature derating

Climatic category: −40/+85 °C



Electrical specifications and ordering codes - filter characteristics

Type	Ordering code	$C_{line,min}$ (1 MHz, 0.5 V) pF	$C_{line,typ}$ (1 MHz, 0.5 V) pF	$C_{line,max}$ (1 MHz, 0.5 V) pF	$R_{S,typ}$ Ω
CA04F2FT5AUD010G	B72862F1050S160	189	270	351	0.2

Type	Ordering code	$f_{cut\text{-}off,min}$ (−3 dB, 50 Ω, 0 V) MHz	$f_{cut\text{-}off,typ}$ (−3 dB, 50 Ω, 0 V) MHz	$f_{res,typ}$ (50 Ω, 0 V) MHz	Typical −20 dB attenuation band (50 Ω, 0 V) MHz
CA04F2FT5AUD010G	B72862F1050S160	10	25	900	200 ... 4000

ESD protection specifications

Type	Version	$V_{V,min}$ (1 mA) V	$V_{V,typ}$ (1 mA) V	$I_{leak,typ}$ (V_{op} = 3 V) µA	$I_{leak,max}$ (V_{op} = 3 V) µA
CA04F2FT5AUD010G	2-fold	8	10	0.05	1

Note

α_{typ} [dB] see curves for typical frequency characteristics for ESD/ EMI series at the end of the data sheet.

Further application specific types available upon request.

SMD

Dimensional drawings

0405, 2-fold array with common ground





Dimensions in mm

Case size	0405/1014	
		Tolerance
l	1.37	±0.15
w	1.00	+0/−0.15
h	0.65	max.
e	0.64	Ref.
d1	0.36	±0.10
d2	0.20	±0.10
k1	0.36	±0.15
k2	0.20	±0.15

Recommended solder pad layout

0405, 2-fold array with common ground



Dimensions in mm

Case size EIA / mm	A	B	C	D	E	F	H	I
0405 / 1014	0.40	0.55	1.04	0.60	0.70	1.70	0.40	0.64

EIA sizes: 1/100 inch

SMD

Delivery mode

EIA case size	Taping	Reel size mm	Packing unit pcs.	Type	Ordering code
0405	Cardboard	180	5000	CA04F2FT5AUD010G	B72862F1050S160

Typical frequency characteristics



CA04F2FT5AUD010G

Measurement setup:
Network analyzer HP8573D with 50 Ω impedance reference. Calibration procedure with full 4 port S-O-L-T in-fixture cal kit. Measurement test boards are available on request.

Taping and packing

1 Taping and packing for SMD components

1.1 Blister tape (taping to IEC 60286-3)



Dimensions in mm

	8-mm tape					12-mm tape		
	Case size (inch/mm)					Case size (inch/mm		Tolerance
			0508/ 1220	0612/ 1632	1012/ 2532			
	0603/ 1608	0506/ 1216	0805/ 2012	1206/ 3216	1210/ 3225	1812/ 4532	2220/ 5750	
A_0	0.9 ±0.10	1.50	1.50	1.80	2.80	3.50	5.10	±0.20
B_0	1.75 ±0.10	1.80	2.30	3.40	3.50	4.80	6.00	±0.20
K_0	1.0	0.80	1.80			3.40		max.
T	0.30					0.30		max.
T_2	1.3	1.20	2.50			3.90		max.
D_0 D_1	1.50 0.3					1.50 1.50		+0.10/−0 min.
P_0 P_2 P_1	4.00 2.00 4.00					4.00 2.00 8.00		±0.10[1)] ±0.05 ±0.10
W	8.00					12.00		±0.30
E	1.75					1.75		±0.10
F	3.50					5.50		±0.05
G	0.75					0.75		min.

1) ≤±0.2 mm over 10 sprocket holes.

Part orientation in tape pocket for blister tape

For discrete chip, EIA case sizes 0603, 0805, 1206, 1210, 1812 and 2220



For array, EIA case size 0612



For arrays, EIA case sizes 0506 and 1012



For filter array, EIA case size 0508



Additional taping information

Reel material	Polystyrol (PS)
Tape material	Polystyrol (PS) or Polycarbonat (PC) or PVC
Tape break force	min. 10 N
Top cover tape strength	min. 10 N
Top cover tape peel force	0.1 to 1.0 N for 8-mm tape and 0.1 to 1.3 N for 12-mm tape at a peel speed of 300 mm/min
Tape peel angle	Angle between top cover tape and the direction of feed during peel off: 165° to 180°
Cavity play	Each part rests in the cavity so that the angle between the part and cavity center line is no more than 20°

SMD

1.2 Cardboard tape (taping to IEC 60286-3)



Dimensions in mm

	8-mm tape						Tolerance
	Case size (inch/mm)					Case size (inch/mm)	
	0201/0603	0402/1005	0405/1012	0603/1608	1003/2508	0508/1220	
A_0	0.38 ±0.05	0.60	1.05	0.95	1.00	1.60	±0.20
B_0	0.68 ±0.05	1.15	1.60	1.80	2.85	2.40	±0.20
T	0.42 ±0.02	0.60	0.75	0.95	0.95	0.95	max.
T_2	0.4 min.	0.70	0.90	1.10	1.10	1.10	max.
D_0	1.50 ±0.1	1.50				1.50	+0.10/−0
P_0	4.00						±0.10[2)]
P_2	2.00						±0.05
P_1	2.00 ±0.05	2.00	4.00	4.00	4.00	4.00	±0.10
W	8.00						±0.30
E	1.75						±0.10
F	3.50						±0.05
G	0.75						min.

2) ≤0.2 mm over 10 sprocket holes.

Part orientation in tape pocket for cardboard tape

For discrete chip, EIA case sizes 0201, 0402, 0603 and 1003



For array, EIA case size 0405



For array, EIA case size 0508



For filter array, EIA case size 0405



Additional taping information

Reel material	Polystyrol (PS)
Tape material	Cardboard
Tape break force	min. 10 N
Top cover tape strength	min. 10 N
Top cover tape peel force	0.1 to 1.0 N at a peel speed of 300 mm/min
Tape peel angle	Angle between top cover tape and the direction of feed during peel off: 165° to 180°
Cavity play	Each part rests in the cavity so that the angle between the part and cavity center line is no more than 20°

1.3 Reel packing



Dimensions in mm

	8-mm tape		12-mm tape	
	180-mm reel	330-mm reel	180-mm reel	330-mm reel
A	180 +0/−3	330 +0/−2.0	180 +0/−3	330 +0/−2.0
W_1	8.4 +1.5/−0	8.4 +1.5/−0	12.4 +1.5/−0	12.4 +1.5/−0
W_2	14.4 max.	14.4 max.	18.4 max.	18.4 max.

Leader, trailer





SMD

1.4 Packing units for discrete chip and array chip

Case size	Chip thickness	Cardboard tape	Blister tape	∅ 180-mm reel	∅ 330-mm reel
inch/mm	th	W	W	pcs.	pcs.
0201/0603	0.33 mm	8 mm	–	15000	–
0402/1005	0.6 mm	8 mm	–	10000	50000
0405/1012	0.7 mm	8 mm	–	5000	–
0506/1216	0.5 mm	–	8 mm	4000	–
0508/1220	0.9 mm	8 mm	8 mm	4000	–
0603/1608	0.9 mm	8 mm	8 mm	4000	16000
0612/1632	0.7 mm	–	8 mm	3000	–
0805/2012	0.7 mm	–	8 mm	3000	–
	0.9 mm	–	8 mm	3000	12000
	1.3 mm	–	8 mm	3000	12000
1003/2508	0.9 mm	8 mm	–	4000	–
1012/2532	1.0 mm	–	8 mm	2000	–
1206/3216	0.9 mm	–	8 mm	3000	–
	1.3 mm	–	8 mm	3000	12000
	1.4 mm	–	8 mm	2000	8000
	1.6 mm	–	8 mm	2000	8000
1210/3225	0.9 mm	–	8 mm	3000	–
	1.3 mm	–	8 mm	3000	12000
	1.4 mm	–	8 mm	2000	8000
	1.6 mm	–	8 mm	2000	8000
1812/4532	1.3 mm	–	12 mm	1500	–
	1.4 mm	–	12 mm	1000	–
	1.6 mm	–	12 mm	1000	4000
	2.0 mm	–	12 mm	–	3000
	2.3 mm	–	12 mm	–	3000
2220/5750	1.3 mm	–	12 mm	1500	–
	1.4 mm	–	12 mm	1000	–
	1.6 mm	–	12 mm	1000	–
	2.0 mm	–	12 mm	–	3000
	2.3 mm	–	12 mm	–	3000
	2.7 mm	–	12 mm	600	–
	3.0 mm	–	12 mm	600	–

2 Delivery mode for leaded SHCV varistors

Standard delivery mode for SHCV types is bulk. Alternative taping modes (AMMO pack or taped on reel) are available upon request.

Packing units for:

Type	Pieces
SR6	2000
SR1 / SR2	1000

For types not listed in this data book please contact EPCOS.

Soldering directions

1 Terminations

1.1 Nickel barrier termination

The nickel barrier layer of the silver/nickel/tin termination prevents leaching of the silver base metallization layer. This allows great flexibility in the selection of soldering parameters. The tin prevents the nickel layer from oxidizing and thus ensures better wetting by the solder. The nickel barrier termination is suitable for all commonly-used soldering methods, including lead-free soldering.



Multilayer CTVS: Structure of nickel barrier termination

1.2 Silver-platinum termination

Silver-platinum terminations are mainly used for the large EIA case sizes 1812 and 2220. The silver-platinum termination is approved for reflow soldering, SnPb soldering and lead-free soldering with a silver containing solder paste. In case of SnPb soldering, a solder paste Sn62Pb36Ag2 is recommended. For lead-free reflow soldering, a solder paste SAC, e.g. Sn95.5Ag3.8Cu0.7, is recommended.



Multilayer varistor: Structure of silver-platinum termination

SMD

2 Recommended soldering temperature profiles

2.1 Reflow soldering temperature profile

Recommended temperature characteristic for reflow soldering following JEDEC J-STD-020D



Profile feature		Sn-Pb eutectic assembly	Pb-free assembly
Preheat and soak - Temperature min - Temperature max - Time	 T_{smin} T_{smax} t_{smin} to t_{smax}	 100 °C 150 °C 60 ... 120 s	 150 °C 200 °C 60 ... 180 s
Average ramp-up rate	T_{smax} to T_p	3 °C/ s max.	3 °C/ s max.
Liquidous temperature Time at liquidous	T_L t_L	183 °C 60 ... 150 s	217 °C 60 ... 150 s
Peak package body temperature	T_p[1]	220 °C ... 235 °C[2]	245 °C ... 260 °C[2]
Time (t_P)[3] within 5 °C of specified classification temperature (T_c)		20 s[3]	30 s[3]
Average ramp-down rate	T_p to T_{smax}	6 °C/ s max.	6 °C/ s max.
Time 25 °C to peak temperature		maximum 6 min	maximum 8 min

1) Tolerance for peak profile temperature (T_P) is defined as a supplier minimum and a user maximum.
2) Depending on package thickness. For details please refer to JEDEC J-STD-020D.
3) Tolerance for time at peak profile temperature (t_P) is defined as a supplier minimum and a user maximum.

Note: All temperatures refer to topside of the package, measured on the package body surface. Number of reflow cycles: 3

2.2 Wave soldering temperature profile

Temperature characteristics at component terminal with dual-wave soldering



2.3 Lead-free soldering processes

EPCOS multilayer CTVS with AgNiSn termination are designed for the requirements of lead-free soldering processes only.

Soldering temperature profiles to JEDEC J-STD-020D, IEC 60068-2-58 and ZVEI recommendations.

3 Recommended soldering methods - type-specific releases by EPCOS

3.1 Overview

		Reflow soldering		Wave soldering	
Type	EIA case size	SnPb	Lead-free	SnPb	Lead-free
CT... / CD...	0201/ 0402	Approved	Approved	No	No
CT... / CD...	0603 ... 2220	Approved	Approved	Approved	Approved
CN...K2	1812, 2220	Approved	Approved	No	No
Arrays	0405 ... 1012	Approved	Approved	No	No
ESD/EMI filters	0405, 0508	Approved	Approved	No	No
SHCV	-	No	No	Approved	Approved

3.2 Nickel barrier and AgPt terminated multilayer MLVs

All EPCOS MLVs with nickel barrier and AgPt termination are suitable and fully qualiyfied for lead-free soldering. The nickel barrier layer is 100% matte tin-plated.

3.3 Silver-platinum terminated MLVs

The silver-platinum termination is approved for reflow soldering, SnPb soldering and lead-free with a silver containing solder paste. In case of SnPb soldering, a solder paste Sn62Pb36Ag2 is recommended. For lead-free reflow soldering, a solder paste SAC, e.g. Sn95.5Ag3.8Cu0.7, is recommended.

3.4 Tinned iron wire

All EPCOS SHCV types with tinned termination are approved for lead-free and SnPb soldering.

4 Solder joint profiles / solder quantity

4.1 Nickel barrier termination

If the meniscus height is too low, that means the solder quantity is too low, the solder joint may break, i.e. the component becomes detached from the joint. This problem is sometimes interpreted as leaching of the external terminations.

If the solder meniscus is too high, i.e. the solder quantity is too large, the vise effect may occur. As the solder cools down, the solder contracts in the direction of the component. If there is too much solder on the component, it has no leeway to evade the stress and may break, as in a vise.

The figures below show good and poor solder joints for dual-wave and infrared soldering.

SMD

4.1.1 Solder joint profiles for nickel barrier termination - dual-wave soldering



Good and poor solder joints caused by amount of solder in dual-wave soldering.

4.1.2 Solder joint profiles for nickel barrier termination / silver-platinum termination - reflow soldering



Good and poor solder joints caused by amount of solder in reflow soldering.

5 Solderability tests

Test	Standard	Test conditions Sn-Pb soldering	Test conditions Pb-free soldering	Criteria/ test results
Wettability	IEC 60068-2-58	Immersion in 60/40 SnPb solder using non-activated flux at 215 ±3 °C for 3 ±0.3 s	Immersion in Sn96.5Ag3.0Cu0.5 solder using non- or low activated flux at 245 ±5 °C for 3 ±0.3 s	Covering of 95% of end termination, checked by visual inspection
Leaching resistance	IEC 60068-2-58	Immersion in 60/40 SnPb solder using mildly activated flux without preheating at 260 ±5 °C for 10 ±1 s	Immersion in Sn96.5Ag3.0Cu0.5 solder using non- or low activated flux without preheating at 255 ±5 °C for 10 ±1 s	No leaching of contacts
Thermal shock (solder shock)		Dip soldering at 300 °C/5 s	Dip soldering at 300 °C/5 s	No deterioration of electrical parameters. Capacitance change: $\lvert \Delta C/C_0 \rvert \leq 15\%$
Tests of resistance to soldering heat for SMDs	IEC 60068-2-58	Immersion in 60/40 SnPb for 10 s at 260 °C	Immersion in Sn96.5Ag3.0Cu0.5 for 10 s at 260 °C	Change of varistor voltage: $\lvert \Delta V/V \text{ (1 mA)} \rvert \leq 5\%$
Tests of resistance to soldering heat for radial leaded components (SHCV)	IEC 60068-2-20	Immersion of leads in 60/40 SnPb for 10 s at 260 °C	Immersion of leads in Sn96.5Ag3.0Cu0.5 for 10 s at 260 °C	Change of varistor voltage: $\lvert \Delta V/V \text{ (1 mA)} \rvert \leq 5\%$ Change of capacitance X7R: $\leq -5/+10\%$

Note:
Leaching of the termination

Effective area at the termination might be lost if the soldering temperature and/or immersion time are not kept within the recommended conditions. Leaching of the outer electrode should not exceed 25% of the chip end area (full length of the edge A-B-C-D) and 25% of the length A-B, shown below as mounted on substrate.



As a single chip



As mounted on substrate

6 Notes for proper soldering

6.1 Preheating and cooling

- According to JEDEC J-STD-020D. Please refer to section 2 of this chapter.

6.2 Repair/ rework

Manual soldering with a soldering iron must be avoided, hot-air methods are recommended for rework purposes.

6.3 Cleaning

All environmentally compatible agents are suitable for cleaning. Select the appropriate cleaning solution according to the type of flux used. The temperature difference between the components and cleaning liquid must not be greater than 100 °C. Ultrasonic cleaning should be carried out with the utmost caution. Too high ultrasonic power can impair the adhesive strength of the metallized surfaces.

6.4 Solder paste printing (reflow soldering)

An excessive application of solder paste results in too high a solder fillet, thus making the chip more susceptible to mechanical and thermal stress. Too little solder paste reduces the adhesive strength on the outer electrodes and thus weakens the bonding to the PCB. The solder should be applied smoothly to the end surface.

6.5 Selection of flux

Used flux should have less than or equal to 0.1 wt % of halogenated content, since flux residue after soldering could lead to corrosion of the termination and/or increased leakage current on the surface of the component. Strong acidic flux must not be used. The amount of flux applied should be carefully controlled, since an excess may generate flux gas, which in turn is detrimental to solderability.

6.6 Storage of CTVSs

Solderability is guaranteed for one year from date of delivery for multilayer varistors, CeraDiodes and ESD/EMI filters (half a year for chips with AgPt terminations) and two years for SHCV components, provided that components are stored in their original packages.

Storage temperature:	−25 °C to +45 °C
Relative humidity:	≤75% annual average, ≤95% on 30 days a year

The solderability of the external electrodes may deteriorate if SMDs and leaded components are stored where they are exposed to high humidity, dust or harmful gas (hydrogen chloride, sulfurous acid gas or hydrogen sulfide).

Do not store SMDs and leaded components where they are exposed to heat or direct sunlight. Otherwise the packing material may be deformed or SMDs/ leaded components may stick together, causing problems during mounting.

After opening the factory seals, such as polyvinyl-sealed packages, it is recommended to use the SMDs or leaded components as soon as possible.

Solder CTVS components after shipment from EPCOS within the time specified:

CTVS with Ni barrier termination:	12 months
CTVS with AgPt termination:	6 months
SHCV (leaded components):	24 months

6.7 Placement of components on circuit board

Especially in the case of dual-wave soldering, it is of advantage to place the components on the board before soldering in that way that their two terminals do not enter the solder bath at different times.
Ideally, both terminals should be wetted simultaneously.

6.8 Soldering cautions

- An excessively long soldering time or high soldering temperature results in leaching of the outer electrodes, causing poor adhesion and a change of electrical properties of the varistor due to the loss of contact between electrodes and termination.
- Wave soldering must not be applied for MLVs designated for reflow soldering only (see table "Overview", section 3.1).
- Keep the recommended down-cooling rate.

6.9 Standards

CECC 00802

IEC 60068-2-58

IEC 60068-2-20

JEDEC J-STD-020D

Symbols and terms

For ceramic transient voltage suppressors (CTVS)

Symbol	Term
$C_{line,max}$	Maximum capacitance per line
$C_{line,min}$	Minimum capacitance per line
$C_{line,typ}$	Typical capacitance per line
C_{max}	Maximum capacitance
C_{min}	Minimum capacitance
C_{nom}	Nominal capacitance
ΔC_{nom}	Tolerance of nominal capacitance
C_{typ}	Typical capacitance
$f_{cut\text{-}off,max}$	Maximum cut-off frequency
$f_{cut\text{-}off,min}$	Minimum cut-off frequency
$f_{cut\text{-}off,typ}$	Typical cut-off frequency
$f_{res,typ}$	Typical resonance frequency
I	Current
I_{clamp}	Clamping current
I_{leak}	Leakage current
$I_{leak,max}$	Maximum leakage current
$I_{leak,typ}$	Typical leakage current
I_{PP}	Peak pulse current
$I_{surge,max}$	Maximum surge current (also termed peak current)
LCT	Lower category temperature
L_{typ}	Typical inductance
$P_{diss,max}$	Maximum power dissipation
P_{PP}	Peak pulse power
R_{ins}	Insulation resistance
R_{min}	Minimum resistance
R_S	Resistance per line
$R_{S,typ}$	Typical resistance per line
T_A	Ambient temperature
T_{op}	Operating temperature
$T_{op,max}$	Maximum operating temperature
T_{stg}	Storage temperature

Symbol	Term
t_r	Duration of equivalent rectangular wave
t_{resp}	Response time
$t_{resp,max}$	Maximum response time
UCT	Upper category temperature
V	Voltage
$V_{BR,min}$	Minimum breakdown voltage
$V_{clamp,max}$	Maximum clamping voltage
$V_{DC,max}$	Maximum DC operating voltage (also termed working voltage)
$V_{ESD,air}$	Air discharge ESD capability
$V_{ESD,contact}$	Contact discharge ESD capability
V_{jump}	Maximum jump-start voltage
$V_{RMS,max}$	Maximum AC operating voltage, root-mean-square value
V_V	Varistor voltage (also termed breakdown voltage)
V_{LD}	Maximum load dump voltage
V_{leak}	Measurement voltage for leakage current
$V_{V,min}$	Minimum varistor voltage
$V_{V,max}$	Maximum varistor voltage
ΔV_V	Tolerance of varistor voltage
W_{LD}	Maximum load dump energy
W_{max}	Maximum energy absorption (also termed transient energy)
α_{typ}	Typical insertion loss
tan δ	Dissipation factor
$\boxed{e}$	Lead spacing
≪*≫	Maximum possible application conditions

All dimensions are given in mm.
The commas used in numerical values denote decimal points.

For CeraDiodes

CeraDiode	Semiconductor diode	
C_{max}		Maximum capacitance
C_{typ}		Typical capacitance
I_{BR}	I_R, I_T	(Reverse) current @ breakdown voltage
I_{leak}	I_{RM}	(Reverse) leakage current
I_{PP}	I_P, I_{PP}	Current @ clamping voltage; peak pulse current
P_{PP}	P_{PP}	Peak pulse power
T_{op}		Operating temperature
T_{stg}		Storage temperature
V_{BR}	V_{BR}	(Reverse) breakdown voltage
$V_{BR,min}$		Minimum breakdown voltage
V_{clamp}	V_{cl}, V_C	Clamping voltage
$V_{clamp,max}$		Maximum clamping voltage
V_{DC}	V_{RM}, V_{RWM}, V_{WM}, V_{DC}	(Reverse) stand-off voltage, working voltage, operating voltage
$V_{DC,max}$		Maximum DC operating voltage
$V_{ESD,air}$		Air discharge ESD capability
$V_{ESD,contact}$		Contact discharge ESD capability
V_{leak}	V_{RM}, V_{RWM}, V_{WM}, V_{DC}	(Reverse) voltage @ leakage current
- *)	I_F	Current @ forward voltage
- *)	I_{RM}, $I_{RM,max}$@V_{RM}	(Reverse) current @ maximum reverse stand-off voltage, working voltage, operating voltage
- *)	V_F	Forward voltage

*) Not applicable due to bidirectional characteristics of CeraDiodes.