



Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China


Device Features

- Fully Qualified Bluetooth v2.0+EDR
- Enhanced Data Rate (EDR) compliant with v2.0 of the specification for both 2Mbps and 3Mbps modulation modes
- Full Speed Bluetooth Operation with Picocell and Scatternet Support
- Embedded 6Mbit Flash
- Low Power 1.8V operation
- Integrated Switch-mode Regulator
- Integrated Battery Charger with Programmable Current
- 8 x 8mm 96-ball TFBGA Package
- UART Port
- 15-bit Linear Audio CODEC
- 4.2V Tolerant LED Drivers with Intensity Control

General Description

BlueCore™4-Audio Flash is a single chip radio and baseband IC for Bluetooth 2.4GHz systems including enhanced data rates (EDR) to 3Mbps.

BlueCore4-Audio Flash contains 6Mbits of internal Flash memory. When used with the CSR Bluetooth software stack, it provides a fully compliant Bluetooth system to v2.0 + EDR of the specification for data and voice communications.



System Architecture

BlueCore™4-Audio Flash

Single Chip Bluetooth® v2.0 + EDR System

Production Information Data Sheet For
BC41C671A
January 2007

BlueCore™4-Audio Flash Product Data Sheet

Applications

- Headsets
- Automotive Hands-Free Kits
- General purpose Bluetooth systems requiring an on-chip audio CODEC

BlueCore4-Audio Flash has been designed to reduce the number of external components required which ensures production costs are minimised. The device incorporates auto-calibration and built in self test (BIST) routines to simplify development, type approval and production test. All hardware and device firmware is fully compliant with the Bluetooth v2.0 + EDR specification (all mandatory and optional features).

Contents

1	Key Features	9
2	Package Information	10
2.1	BC41C671A Pinout Diagram	10
2.2	Device Terminal Functions	11
3	Electrical Characteristics	16
3.1	Absolute Maximum Ratings	16
3.2	Recommended Operating Conditions	16
3.3	Linear Regulator	17
3.4	Switch-mode Regulator	18
3.5	Battery Charger	19
3.6	Digital Terminals	20
3.7	USB Terminals	20
3.8	Power on Reset	21
3.9	Auxilliary ADC	21
3.10	Auxilliary DAC	22
3.11	Clocks	22
3.12	Audio CODEC	23
3.13	Power Consumption	24
3.13.1	Typical Average Current	24
3.13.2	Typical Measurement Conditions	24
4	Radio Characteristics - Basic Data Rate	25
4.1	Temperature +20°C	25
4.1.1	Transmitter	25
4.1.2	Receiver	26
4.2	Temperature -40°C	27
4.2.1	Transmitter	27
4.2.2	Receiver	27
4.3	Temperature -25°C	28
4.3.1	Transmitter	28
4.3.2	Receiver	28
4.4	Temperature +85°C	29
4.4.1	Transmitter	29
4.4.2	Receiver	29
4.5	Temperature +105°C	30
4.5.1	Transmitter	30
4.5.2	Receiver	30
5	Radio Characteristics - Enhanced Data Rate	31
5.1	Temperature +20°C	31
5.1.1	Transmitter	31
5.1.2	Receiver	32
5.2	Temperature -40°C	33
5.2.1	Transmitter	33
5.2.2	Receiver	34
5.3	Temperature -25°C	35
5.3.1	Transmitter	35
5.3.2	Receiver	36
5.4	Temperature +85°C	37
5.4.1	Transmitter	37
5.4.2	Receiver	38

6 Device Diagram	39
7 Description of Functional Blocks	40
7.1 RF Receiver	40
7.1.1 Low Noise Amplifier	40
7.1.2 Analogue to Digital Converter	40
7.2 RF Transmitter	40
7.2.1 IQ Modulator	40
7.2.2 Power Amplifier	40
7.3 RF Synthesiser	40
7.4 Switch-Mode Regulator	40
7.5 Linear Regulator	40
7.6 Battery Charger	40
7.7 Clock Input and Generation	40
7.8 Baseband and Logic	41
7.8.1 Memory Management Unit	41
7.8.2 Burst Mode Controller	41
7.8.3 Physical Layer Hardware Engine DSP	41
7.8.4 System RAM	41
7.8.5 Flash Memory (6Mbit)	41
7.8.6 USB	41
7.8.7 Synchronous Serial Interface	41
7.8.8 UART	41
7.9 Microcontroller	42
7.9.1 Programmable I/O	42
7.9.2 PCM Interface	42
7.9.3 Audio CODEC	42
7.9.4 LED Driver	42
8 Device Terminal Descriptions	43
8.1 RF Ports	43
8.1.1 RF_P and RF_N	43
8.1.2 Single-Ended Input	44
8.1.3 Transmit RF Power Control for Class 1 Applications (TX_PWR)	44
8.1.4 Control of External RF Components	44
8.2 External Reference Clock Input (XTAL_IN)	46
8.2.1 External Mode	46
8.2.2 XTAL_IN Impedance in External Mode	46
8.2.3 Clock Timing Accuracy	46
8.2.4 Clock Start-Up Delay	47
8.2.5 Input Frequencies and PS Key Settings	48
8.3 Crystal Oscillator (XTAL_IN, XTAL_OUT)	49
8.3.1 XTAL Mode	49
8.3.2 Load Capacitance	50
8.3.3 Frequency Trim	51
8.3.4 Transconductance Driver Model	52
8.3.5 Negative Resistance Model	52
8.3.6 Crystal PS Key Settings	53
8.3.7 Crystal Oscillator Characteristics	53
8.4 UART Interface	56
8.4.1 UART Bypass	58
8.4.2 UART Configuration While RESET is Active	58
8.4.3 UART Bypass Mode	58
8.4.4 Current Consumption in UART Bypass Mode	58

8.5	USB Interface	59
8.5.1	USB Data Connections	59
8.5.2	USB Pull-Up Resistor	59
8.5.3	USB Power Supply	59
8.5.4	Self-Powered Mode	60
8.5.5	Bus-Powered Mode	60
8.5.6	Suspend Current	61
8.5.7	Detach and Wake_Up Signalling	61
8.5.8	USB Driver	62
8.5.9	USB 1.1 Compliance	62
8.5.10	USB 2.0 Compatibility	62
8.6	Serial Peripheral Interface	63
8.6.1	Instruction Cycle	63
8.6.2	Writing to the Device	64
8.6.3	Reading from the Device	64
8.6.4	Multi-Slave Operation	64
8.7	Mono Audio CODEC	65
8.7.1	Input Stage	65
8.7.2	Microphone Input	66
8.7.3	Line Input	66
8.7.4	Output Stage	67
8.7.5	Single-Ended Speaker Termination	69
8.7.6	Bass Cut (Wind Noise Reduction)	69
8.7.7	Side Tone	69
8.7.8	Audio CODEC Outline and Applicable Gains	70
8.7.9	Firmware Interface	71
8.8	PCM CODEC Interface	76
8.8.1	PCM Interface Master/Slave	76
8.8.2	Long Frame Sync	77
8.8.3	Short Frame Sync	78
8.8.4	Multi-slot Operation	78
8.8.5	GCI Interface	79
8.8.6	Slots and Sample Formats	79
8.8.7	Additional Features	80
8.8.8	PCM Timing Information	81
8.8.9	PCM Configuration	84
8.9	I/O Parallel Ports	86
8.9.1	PIO Defaults	86
8.10	I2C Interface	87
8.11	TCXO Enable OR Function	87
8.12	RESETB	89
8.12.1	Pin States on Reset	90
8.12.2	Status after Reset	90
8.13	Power Supply	91
8.13.1	Power Regulators	91
8.13.2	Supply Domains and Sequencing	91
8.13.3	External Voltage Source	91
8.13.4	Switch-mode Regulator	91
8.13.5	Linear Regulator	91
8.13.6	VREG_ENABLE Pin	91
8.13.7	Battery Charger	91
8.13.8	LED Drivers	92

9	Application Schematic	93
10	Package Dimensions	94
11	PCB Design and Assembly Considerations	95
11.1	8 x 8mm TFBGA 96-Ball Package	95
12	RoHS Statement with a List of Banned Materials	96
12.1	RoHS Statement	96
12.1.1	List of Banned Materials	96
13	Ordering Information	97
13.1	BlueCore4-Audio Flash	97
14	Document References	98
15	Terms and Definitions	99
16	Document History	102

List of Figures

Figure 2.1	BlueCore4-Audio Flash Device Pinout.....	10
Figure 6.1	BlueCore4-Audio Flash Device Diagram	39
Figure 8.1	Circuit RF_P and RF_N	43
Figure 8.2	TCXO Clock Accuracy	46
Figure 8.3	Crystal Driver Circuit.....	49
Figure 8.4	Crystal Equivalent Circuit.....	49
Figure 8.5	Crystal Load Capacitance and Series Resistance Limits with Crystal Frequency.....	53
Figure 8.6	Crystal Driver Transconductance vs. Driver Level Register Setting	54
Figure 8.7	Crystal Driver Negative Resistance as a Function of Drive Level Setting	55
Figure 8.8	Universal Asynchronous Receiver	56
Figure 8.9	Break Signal.....	57
Figure 8.10	UART Bypass Architecture	58
Figure 8.11	USB Connections for Self-Powered Mode.....	60
Figure 8.12	USB Connections for Bus-Powered Mode.....	61
Figure 8.13	USB_DETACH and USB_WAKE_UP Signal.....	62
Figure 8.14	SPI Write Operation.....	64
Figure 8.15	SPI Read Operation.....	64
Figure 8.16	BlueCore4-Audio Flash CODEC Diagram	65
Figure 8.17	BlueCore4-Audio Flash Microphone Biasing	66
Figure 8.18	Differential Microphone Input.....	66
Figure 8.19	Single-ended Microphone Input.....	67
Figure 8.20	Speaker Output.....	67
Figure 8.21	Frequency Response of the ADC and DAC Pair	68
Figure 8.22	Simulated Wind Noise Reduction Filter Response	69
Figure 8.23	Audio CODEC Outline and Applicable Gains	70
Figure 8.24	Spectrum of Analogue and Digital ADC Output with a Full Scale Sine Wave Input	73
Figure 8.25	Spectrum of DAC Output with 1kHz Full Scale Tone.....	74
Figure 8.26	Spectrum of DAC Output with 1kHz Tone at -42dB Relative to Full Scale	75
Figure 8.27	Response of CVSD Interpolation/Decimation Filter	76
Figure 8.28	BlueCore4-Audio Flash as PCM Interface Master.....	77
Figure 8.29	BlueCore4-Audio Flash as PCM Interface Slave	77
Figure 8.30	Long Frame Sync (Shown with 8-bit Companded Sample).....	78
Figure 8.31	Short Frame Sync (Shown with 16-bit Sample).....	78
Figure 8.32	Multi-slot Operation with Two Slots and 8-bit Companded Samples	79
Figure 8.33	GCI Interface.....	79
Figure 8.34	16-Bit Slot Length and Sample Formats	80
Figure 8.35	PCM Master Timing Long Frame Sync	82
Figure 8.36	PCM Master Timing Short Frame Sync	82
Figure 8.37	PCM Slave Timing Long Frame Sync	83
Figure 8.38	PCM Slave Timing Short Frame Sync	84
Figure 8.39	Example EEPROM Connection	87
Figure 8.40	Example TCXO Enable OR Function.....	88
Figure 9.1	Application Circuit for Radio Characteristics Specification	93
Figure 10.1	8 x 8 x 1.2mm TFBGA 96-Ball Package	94

List of Tables

Table 8.1	TXRX_PIO_CONTROL Values.....	45
Table 8.2	External Clock Specifications.....	46
Table 8.3	PS Key Values for CDMA/3G Phone TCXO Frequencies	48
Table 8.4	Crystal Specification	50

Table 8.5	Possible UART Settings.....	56
Table 8.6	Standard Data Rates	57
Table 8.7	USB Interface Component Values	60
Table 8.8	Instruction Cycle for an SPI Transaction.....	63
Table 8.9	IO_KCODEC_CONFIG Control Register.....	71
Table 8.10	Recommended Settings for Audio CODEC	72
Table 8.11	PCM Master Timing	81
Table 8.12	PCM Slave Timing	83
Table 8.13	PSKEY_PCM_CONFIG32 Description	86
Table 8.14	PSKEY_PCM_LOW_JITTER_CONFIG Description	86
Table 8.15	Pin States of BlueCore4-Audio Flash on Reset.....	90

List of Equations

Equation 8.1	Output Voltage with Load Current $\leq 10\text{mA}$	44
Equation 8.2	Output Voltage with No Load Current.....	44
Equation 8.3	Internal Power Ramping	44
Equation 8.4	Load Capacitance.....	50
Equation 8.5	Trim Capacitance.....	51
Equation 8.6	Frequency Trim.....	51
Equation 8.7	Pullability.....	51
Equation 8.8	Transconductance Required for Oscillation	52
Equation 8.9	Equivalent Negative Resistance	52
Equation 8.10	Data Rate.....	57
Equation 8.11	PCM_CLK Frequency When Being Generated Using the Internal 48MHz Clock.....	84
Equation 8.12	PCM_SYNC Frequency Relative to PCM_CLK.....	84

Status Information

The status of this Data Sheet is **Production Information**.

CSR Product Data Sheets progress according to the following format:

Advance Information

Information for designers concerning CSR product in development. All values specified are the target values of the design. Minimum and maximum values specified are only given as guidance to the final specification limits and must not be considered as the final values.

All detailed specifications including pinouts and electrical specifications may be changed by CSR without notice.

Pre-Production Information

Pinout and mechanical dimension specifications finalised. All values specified are the target values of the design. Minimum and maximum values specified are only given as guidance to the final specification limits and must not be considered as the final values.

All electrical specifications may be changed by CSR without notice.

Production Information

Final Data Sheet including the guaranteed minimum and maximum limits for the electrical specifications.

Production Data Sheets supersede all previous document versions.

Life Support Policy and Use in Safety-Critical Applications

CSR's products are not authorised for use in life-support or safety-critical applications. Use in such applications is done at the sole discretion of the customer. CSR will not warrant the use of its devices in such applications.

RoHS Compliance

BlueCore4-Audio Flash devices meet the requirements of Directive 2002/95/EC of the European Parliament and of the Council on the Restriction of Hazardous Substance (RoHS).

Trademarks, Patents and Licenses

Unless otherwise stated, words and logos marked with ™ or ® are trademarks registered or owned by CSR plc or its affiliates. Bluetooth® and the Bluetooth logo are trademarks owned by Bluetooth SIG, Inc. and licensed to CSR. Other products, services and names used in this document may have been trademarked by their respective owners.

The publication of this information does not imply that any license is granted under any patent or other rights owned by CSR plc.

CSR reserves the right to make technical changes to its products as part of its development programme.

While every care has been taken to ensure the accuracy of the contents of this document, CSR cannot accept responsibility for any errors.

1 Key Features

Radio

- Common TX/RX terminal simplifies external matching; eliminates external antenna switch
- BIST minimises production test time. No external trimming is required in production
- Bluetooth v2.0 + EDR Specification compliant

Transmitter

- +6dBm RF transmit power with level control from on-chip 6-bit DAC over a dynamic range >30dB
- Class 2 and Class 3 support without the need for an external power amplifier or TX/RX switch
- Class 1 support using external power amplifier with RF power controlled by an internal 8-bit DAC

Receiver

- Integrated channel filters
- Digital demodulator for improved sensitivity and co-channel rejection
- Real time digitised RSSI available on HCI interface
- Fast AGC for enhanced dynamic range

Synthesiser

- Fully integrated synthesiser; requires no external VCO, varactor diode, resonator or loop filter
- Compatible with an external crystal or with an external clock using sinusoidal or logic-level signals
- Accepts 7.68, 14.44, 15.36, 16.2, 16.8, 19.2, 19.44, 19.68, 19.8 and 38.4MHz TCXO frequencies typically used in GSM and CDMA devices with sinusoidal or logic level signals

Auxiliary Features

- Crystal oscillator with built-in digital trimming
- Power management includes digital shutdown, and wake up commands with an integrated low power oscillator for ultra low Park/Sniff/Hold mode
- Clock request output to control external clock
- On-chip high efficiency switch-mode regulator output from 2.5V to 4.2V input.
- On-chip linear regulator; 1.8V output from a 2.2 to 4.2V input, can also be used to generate microphone bias
- Power-on-reset cell detects low supply voltage

Auxiliary Features (Continued)

- Arbitrary power supply sequencing permitted
- 8-bit ADC and DAC available to applications
- Battery charger with programmable current (25 -100mA) for Lithium Ion/Polymer battery
- LED intensity control for dedicated LED1 and LED0 outputs

Baseband and Software

- Internal 6Mbit Flash for complete system solution
- Internal 48KB RAM to support EDR. Allows full speed data transfer, mixed voice and data, and full piconet operation
- Logic for forward error correction, header error control, access code correlation, CRC, demodulation, encryption bit stream generation, whitening and transmit pulse shaping
- Transcoders for A-law, µ-law and linear voice from host and A-law, µ-law and CVSD voice over air

Physical Interfaces

- Synchronous serial interface up to 4Mbits/s for system debugging
- UART interface with programmable baud rate up to 3Mbits/s with an optional bypass mode
- Full speed USB v1.1 interface supports OHCI and UHCI host interfaces. Compliant with USB v2.0
- Optional I²C™ compatible interface

Audio CODEC

- 15-bit resolution, 8kHz sampling frequency
- Digital enhancements to add bass cut, side tone and treble boost
- Analogue enhancements to support single-ended speaker drive capability and reference availability

Bluetooth Stack

CSR's Bluetooth Protocol Stack runs on-chip in a variety of configurations:

- Standard HCI (UART or USB)
- Fully embedded to RFCOMM
- Customised builds with embedded application code

Package Options

- 96-ball TFBGA, 8 x 8 x 1.2mm, 0.65mm pitch

2 Package Information

2.1 BC41C671A Pinout Diagram




Figure 2.1: BlueCore4-Audio Flash Device Pinout

2.2 Device Terminal Functions

Radio	Ball	Pad Type	Supply Pad	Description
RX_IN	D1	Analogue	VDD_RADIO	Single ended receiver input
PIO[0]/RXEN	A1	Bi-directional with programmable strength internal pull-up/down	VDD_PIO	Control output for external TX/RX switch (if fitted)
PIO[1]/TXEN	B2	Bi-directional with programmable strength internal pull-up/down	VDD_PIO	Control output for external PA (If fitted)
RF_P	F1	Analogue	VDD_RADIO	Transmitter output/switched receiver input
RF_N	E1	Analogue	VDD_RADIO	Complement of RF_P
AUX_DAC	C3	Analogue	VDD_PIO	Voltage DAC output

Synthesiser and Oscillator	Ball	Pad Type	Supply Pad	Description
XTAL_IN	L4	Analogue	VDD_ANA	For crystal or external clock input
XTAL_OUT	K4	Analogue	VDD_ANA	Drive for crystal

USB and UART	Ball	Pad Type	Supply Pad	Description
UART_TX	K9	CMOS output, tri-state, with weak internal pull-up	VDD_USB	UART data output
UART_RX	K10	CMOS input with weak internal pull-down	VDD_USB	UART data input
UART_RTS	L8	CMOS output, tri-state, with weak internal pull-up	VDD_USB	UART request to send active low
UART_CTS	K11	CMOS input with weak internal pull-down	VDD_USB	UART clear to send active low
USB_DP	L10	Bi-directional	VDD_USB	USB data plus with selectable internal 1.5kΩ pull-up resistor
USB_DN	L9	Bi-directional	VDD_USB	USB data minus

PCM Interface	Ball	Pad Type	Supply Pad	Description
PCM_OUT	G11	CMOS output, tri-state, with weak internal pull-down	VDD_PADS	Synchronous data output
PCM_IN	J11	CMOS input, with weak internal pull-down	VDD_PADS	Synchronous data input
PCM_SYNC	H9	Bi-directional with weak internal pull-down	VDD_PADS	Synchronous data sync
PCM_CLK	H11	Bi-directional with weak internal pull-down	VDD_PADS	Synchronous data clock

PIO Port	Ball	Pad Type	Supply Pad	Description
PIO[2]/CLK_REQ	A2	Bi-directional with programmable strength internal pull-up/down	VDD_PIO	PIO or external clock request
PIO[3]/USB_WAKE_UP/HOST_CLK_REQ	B3	Bi-directional with programmable strength internal pull-up/down	VDD_PIO	PIO or output goes high to wake up PC when in USB mode or clock request input from host controller
PIO[4]/USB_ON	F9	Bi-directional with programmable strength internal pull-up/down	VDD_PADS	PIO or USB on (input senses when VBUS is high, wakes BlueCore4-Audio Flash)
PIO[5]/USB_DETACH	F10	Bi-directional with programmable strength internal pull-up/down	VDD_PADS	PIO line or chip detaches from USB when this input is high
PIO[6]/CLK_REQ	F11	Bi-directional with programmable strength internal pull-up/down	VDD_PADS	PIO line or clock request output to enable external clock for external clock line
PIO[7]/CLK_OUT	G9	Bi-directional with programmable strength internal pull-up/down	VDD_PADS	Programmable input/output line or programmable frequency clock output
PIO[8]	A5	Bi-directional with programmable strength internal pull-up/down	VDD_PIO	Programmable input/output line
PIO[9]	A4	Bi-directional with programmable strength internal pull-up/down	VDD_PIO	Programmable input/output line
PIO[10]	B4	Bi-directional with programmable strength internal pull-up/down	VDD_PIO	Programmable input/output line
PIO[11]	A3	Bi-directional with programmable strength internal pull-up/down	VDD_PIO	Programmable input/output line
AIO[0]	J6	Bi-directional	VDD_USB	Programmable input/output line
AIO[1]	L6	Bi-directional	VDD_USB	Programmable input/output line
AIO[2]	L7	Bi-directional	VDD_USB	Programmable input/output line
LED[0]	A9	Open drain output	VDD_BAT	Current sink to drive LED
LED[1]	A10	Open drain output	VDD_BAT	Current sink to drive LED

Test and Debug	Ball	Pad Type	Supply Pad	Description
MIC_P	L2	Analogue	VDD_ANA	Microphone differential, Input P
MIC_N	L3	Analogue	VDD_ANA	Microphone differential, Input N
SPKR_P	J2	Analogue	VDD_ANA	Speaker differential output P or single ended output
SPKR_N	J1	Analogue	VDD_ANA	Speaker differential output N

Test and Debug	Ball	Pad Type	Supply Pad	Description
RESETB	D10	CMOS input with weak internal pull-up	VDD_PADS	Reset if low. Input debounced so must be low for >5ms to cause a reset
SPI_CS#	B9	CMOS input with weak internal pull-up	VDD_PADS	Chip select for Synchronous Serial Interface active low
SPI_CLK	C11	CMOS input with weak internal pull-down	VDD_PADS	Serial Peripheral Interface clock
SPI_MOSI	C9	CMOS input with weak internal pull-down	VDD_PADS	Serial Peripheral Interface data input
SPI_MISO	B11	CMOS output, tri-state, with weak internal pull-down	VDD_PADS	Serial Peripheral Interface data output
TEST_EN	C10	CMOS input with strong internal pull-down	VDD_PADS	For test purposes only(leave unconnected)

Power Supplies and Control	Ball	Pad Type	Description
VREG_ENABLE	H3	CMOS input	Regulator control input
VREG_IN	H1	Regulator input	Linear regulator input
VREG_OUT	K1	Regulator output	Linear regulator output
V_CHG	A11	Charger input	Lithium Ion battery charger input
BAT_P	A8	Battery terminal +	Lithium Ion battery positive terminal/Ground connection for switch-mode regulator
BAT_N	A7	Battery terminal -	Lithium Ion battery negative terminal/Ground connection for switch-mode regulator
LX	A6	Switch-mode regulator output	Switch-mode power regulator output
VDD_USB	L11	VDD	Positive supply for UART/USB ports and AIOS
VDDPIO	B1	VDD	Positive supply for PIO and AUX DAC ^(a)
VDD_MEM	B6,B8,J7, K8	VDD	Positive supply for memory. Connect to VDD_CORE to provide pin compatibility with previous devices
VDD_PADS	D11	VDD	Positive supply for all digital Input/Output ports ^(b)
VDD_CORE	E11	VDD	Positive supply for internal digital circuitry
VDD_RADIO	C1	VDD/Regulator sense	Positive supply for RF circuitry
VDD_VCO	H2	VDD	Positive supply for local oscillator circuitry
VDD_ANA	L1,L5	VDD	Positive supply for analogue circuitry and 1.8V regulated output
VSS_MEM	C5,C7	VSS	Ground connection for memory. Connect to provide pin compatibility with future devices
VSS_PADS	C4, C8, D9,J9	VSS	Ground connection for input/output ports
VSS_CORE	E9	VSS	Ground connection for internal digital circuitry
VSS_RADIO	C2,D2,E2, F2	VSS	Ground connections for RF circuitry
VSS_VCO	G1,G2	VSS	Ground connections for local oscillator
VSS_ANA	J3,J4,J5,K 2,K3	VSS	Ground connections for analogue circuitry
VSS	E3	VSS	Ground connection

- (a) Positive supply for PIO[3:0] and PIO[11:6].
 (b) Positive supply for SPI/PCM ports and PIO[7:4]

Unconnected Terminals	Ball	Description
N/C	B5, B7, B10, C6, D3, E10, F3, G3, G10, H10, J8, J10, K5, K6, K7	Leave unconnected

3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Rating	Min	Max
Storage temperature	-40°C	+150°C
Supply voltage: VDD_RADIO, VDD_VCO, VDD_ANA and VDD_CORE	-0.4V	2.2V
Supply voltage: VDD_PADS, VDD_PIO, VDD_MEM and VDD_USB	-0.4V	3.7V
Supply Voltage: VREG_IN	-0.4V	5.6V
Supply Voltage: BAT_P, VREG_ENABLE and LED [1:0]	-0.4V	4.25V
Supply Voltage: V_CHG	-0.4V	6.5V
Other terminal voltages	VSS-0.4V	VDD+0.4V

3.2 Recommended Operating Conditions

Operating Condition	Min	Max
Operating temperature range	-40°C	+105°C
Guaranteed RF performance range ^(a)	-25°C	+85°C
Supply voltage: VDD_RADIO, VDD_VCO, VDD_ANA and VDD_CORE	1.7V	1.9V
Supply voltage: VDD_PADS, VDD_PIO, VDD_MEM and VDD_USB	1.7V	3.6V
Supply voltage: VREG_IN	2.2V	4.2V ^(b)
Supply voltage: BAT_P, VREG_ENABLE and LED [1:0]	2.5V	4.2V
Supply voltage: V_CHG	4.35V	6.5V

(a) Typical figures are given for RF performance between -40°C and +105°C.

(b) The device will operate without damage with VREG_IN as high as 5.6V. However the RF performance is not guaranteed above 4.2V.

3.3 Linear Regulator

Linear Regulator	Min	Typ	Max	Unit
Normal Operation				
Input voltage	2.2	-	4.2(a)	V
Dropout voltage ($I_{load} = 70$ mA)	-	-	350	mV
Output Voltage ^(b) ($I_{load} = 70$ mA)	1.70	1.78	1.85	V
Temperature Coefficient	-250	-	+250	ppm/°C
Output Noise ^{(c) (d)}	-	-	1	mV rms
Load Regulation ($I_{load} < 100$ mA)	-	-	50	mV/A
Settling Time ^{(c) (e)}	-	-	50	μs
Maximum Output Current	100	-	-	mA
Minimum Load Current	5	-	-	μA
Input Voltage	-	-	4.2	V
Quiescent Current (excluding load, $I_{load} < 1$ mA)	25	35	50	μA
Low Power Mode^(f)				
Quiescent Current (excluding load, $I_{load} < 100$ μA)	4	7	10	μA
Disabled Mode^(g)				
Quiescent Current	1.5	2.5	3.5	μA

- (a) Operation up to 5.6V is permissible without damage and without the output voltage rising sufficiently to damage the rest of BlueCore4-Audio Flash, but output regulation and other specifications are no longer guaranteed at input voltages in excess of 4.2V.
- (b) If the Linear Regulator is used as the power supply, the VDD_ANA ball adjacent to VREG_IN should be used for regulator output to optimise performance.
- (c) Regulator output connected to 47nF pure and 4.7μF 2.2Ω ESR capacitors.
- (d) Frequency range is 100Hz to 100kHz.
- (e) 1mA to 70mA pulsed load.
- (f) Low power mode is entered and exited automatically when the chip enters/leaves Deep Sleep mode.
- (g) The linear regulator is disabled when VREG_IN is either open circuit or driven to the same voltage as VDD_ANA. If the firmware does not latch the regulator internally, the regulator is also disabled when VREG_ENABLE is pulled low.

3.4 Switch-mode Regulator

Switch-mode Regulator	Min	Typ	Max	Unit
Input voltage	2.5	-	4.2	V
Output voltage ($I_{load} = 70 \text{ mA}$)	1.70	1.78	1.9	V
Temperature coefficient	-250	-	+250	ppm/ $^{\circ}\text{C}$
Normal Operation				
Output ripple	-	-	1	mV rms
Transient settling time ^(a)	-	-	50	μs
Maximum load current	100	-	-	mA
Conversion efficiency ($I_{load} 70 \text{ mA}$)	-	90	-	%
Switching frequency ^(b)	-	1.333	-	MHz
Start-up current limit ^(c)	-	60	-	mA
Low Power Mode^(d)				
Output ripple	-	-	1	mV rms
Transient settling time ^(e)	-	-	700	μs
Maximum load current	20	-	-	mA
Minimum load current	0	-	-	μA
Conversion efficiency ($I_{load} 1\text{mA}$)	-	80	-	%
Switching frequency ^(f)	50	-	150	kHz
Disabled Mode				
Quiescent Current	-	-	1	μA

(a) 1mA to 70mA pulsed load

(b) Locked to crystal frequency

(c) Current is limited on start-up to prevent excessive stored energy in the filter inductor. The regulator will operate with reduced efficiency until the current limiter is disabled during the firmware boot-up sequence

(d) Low power mode is entered and exited automatically when the chip enters/leaves Deep Sleep mode

(e) 100 μA to 1mA pulsed load

(f) Defines minimum period between pulses. Pulses are skipped at low current loads

3.5 Battery Charger

Battery Charger	Min	Typ	Max	Unit
Input voltage	4.5	-	6.5	V
Charging Mode (BAT_P rising to 4.2V)				
Supply current (a)	-	2	-	mA
Flat battery charge current(b)	-	4	-	mA
Battery trickle charge current(c) (d)				
Maximum setting (I-CTRL=15):	-	10	-	mA
Minimum setting (I-CTRL=0):	-	2.5	-	mA
Maximum battery fast charge current (I-CTRL =15)(e) (d)				
Headroom ^(f) > 0.7V:	-	100	-	mA
Headroom ^(f) = 0.3V:	-	50	-	mA
Minimum battery fast charge current (I-CTRL=0)(e) (d)				
Headroom ^(f) > 0.7V:	-	25	-	mA
Headroom ^(f) = 0.3V:	-	15	-	mA
Trickle charge voltage threshold	-	2.9	-	V
Float voltage (with correct trim value set) ^(g)	4.17	4.2	4.23	V
Float voltage trim step size ^(g)	-	50	-	mV
Battery charge termination current ^(h)	-	10	-	%
Standby Mode (BAT_P falling from 4.2V)				
Supply current ^(a)	-	80	-	µA
Battery current	-	-40	-	µA
Battery recharge hysteresis ⁽ⁱ⁾	100	-	200	mV
Shutdown Mode (V_CHG too low)				
V_CHG under-voltage threshold				
(V_CHG rising):	-	3.9	-	V
(V_CHG falling):	-	3.7	-	V
V_CHG - BAT_P lockout threshold				
(V_CHG rising):	-	0.22	-	V
(V_CHG falling):	-	0.17	-	V
Supply current	-	-	100	µA
Battery current	-1	-	0	µA

(a) Current into V_CHG - does not include current delivered to battery ($I(V_{CHG}) - I(BAT_P)$)

(b) BAT_P < 1.8V approx.

(c) 1.8V < BAT_P < Float voltage

(d) Charge current can be set in 16 equally spaced steps, under the control of a register setting I-CTRL

(e) Trickle charge threshold < BAT_P < Float voltage

(f) Headroom is defined as the difference between the V_CHG and BAT_P voltages

(g) Float voltage can be adjusted in 15 steps. Trim setting is determined in production test and must be loaded into the battery charger by firmware during boot-up sequence

(h) Specified as a percentage of the Fast charge current

(i) Hysteresis of (V_{FLOAT} - BAT_P) for charging to restart

3.6 Digital Terminals

Digital Terminals		Min	Typ	Max	Unit
Input Voltage Levels					
V_{IL} input logic level low	$2.7V \leq VDD \leq 3.6V$	-0.4	-	+0.8	V
	$1.7V \leq VDD \leq 1.9V$	-0.4	-	+0.4	V
V_{IH} input logic level high		0.7VDD	-	VDD+0.4	V
Output Voltage Levels					
V_{OL} output logic level low, ($I_o = 4.0mA$), $2.7V \leq VDD \leq 3.6V$		-	-	0.2	V
V_{OL} output logic level low, ($I_o = 4.0mA$), $1.7V \leq VDD \leq 1.9V$		-	-	0.4	V
V_{OH} output logic level high, ($I_o = -4.0mA$), $2.7V \leq VDD \leq 3.6V$	VDD-0.2	-	-	-	V
V_{OH} output logic level high, ($I_o = -4.0mA$), $1.7V \leq VDD \leq 1.9V$	VDD-0.4	-	-	-	V
Input and Tri-state Current with:					
Strong pull-up	-100	-40	-10	-	μA
Strong pull-down	+10	+40	+100	-	μA
Weak pull-up	-5.0	-1.0	-0.2	-	μA
Weak pull-down	+0.2	+1.0	+5.0	-	μA
I/O pad leakage current	-1	0	+1	-	μA
C_I Input Capacitance	1.0	-	5.0	-	pF

3.7 USB Terminals

USB Terminals		Min	Typ	Max	Unit
VDD_USB for correct USB operation		3.1		3.6	V
Input Threshold					
V_{IL} input logic level low	-	-	-	0.3VDD_USB	V
V_{IH} input logic level high	0.7VDD_USB	-	-	-	V
Input Leakage Current					
$VSS_PADS < VIN < VDD_USB^{(a)}$	-1	1	5	-	μA
C_I Input capacitance	2.5	-	10.0	-	pF
Output Voltage Levels to Correctly Terminated USB Cable					
V_{OL} output logic level low	0.0	-	0.2	-	V
V_{OH} output logic level high	2.8	-	VDD_USB	-	V

(a) Internal USB pull-up disabled

3.8 Power on Reset

Power-on Reset	Min	Typ	Max	Unit
VDD_CORE falling threshold	1.40	1.50	1.60	V
VDD_CORE rising threshold	1.50	1.60	1.70	V
Hysteresis	0.05	0.10	0.15	V

3.9 Auxilliary ADC

Auxiliary ADC		Min	Typ	Max	Unit
Resolution		-	-	8	Bits
Input voltage range (LSB size = VDD_ANA/255)		0	-	VDD_ANA	V
Accuracy (Guaranteed monotonic)	INL	-1	-	1	LSB
	DNL	0	-	1	LSB
Offset		-1	-	1	LSB
Gain Error		-0.8	-	0.8	%
Input Bandwidth		-	100	-	kHz
Conversion time		-	2.5	-	μs
Sample rate ^(a)		-	-	700	Samples/s

(a) ADC is accessed through the VM function. The sample rate given is achieved as part of this function.

3.10 Auxilliary DAC

Auxiliary DAC	Min	Typ	Max	Unit
Resolution	-	-	8	Bits
Average output step size ^(a)	12.5	14.5	17.0	mV
Output Voltage		monotonic ^(a)		
Voltage range ($I_O=0\text{mA}$)	VSS_PADS	-	VDD_PIO	V
Current range	-10.0	-	0.1	mA
Minimum output voltage ($I_O=100\mu\text{A}$)	0.0	-	0.2	V
Maximum output voltage ($I_O=10\text{mA}$)	VDD_PIO-0.3	-	VDD_PIO	V
High Impedance leakage current	-1	-	1	μA
Offset	-220	-	120	mV
Integral non-linearity ^(a)	-2	-	2	LSB
Settling time (50pF load)	-	-	10	μs

(a) Specified for an output voltage between 0.2V and VDD_PIO -0.2V. Output is high impedance when chip is in Deep Sleep mode

3.11 Clocks

Crystal Oscillator	Min	Typ	Max	Unit
Crystal frequency ^(a)	8.0	-	32.0	MHz
Digital trim range ^(b)	5.0	6.2	8.0	pF
Trim step size ^(b)	-	0.1	-	pF
Transconductance	2.0	-	-	mS
Negative resistance ^(c)	870	1500	2400	Ω
External Clock				
Input frequency ^(d)	7.5	-	40.0	MHz
Clock input level ^(e)	0.2	-	VDD_ANA	V pk-pk
Allowable Jitter	-	-	15	ps rms
XTAL_IN input impedance	-	-	-	$\text{k}\Omega$
XTAL_IN input capacitance	-	7	-	pF

(a) Integer multiple of 250kHz

(b) The difference between the internal capacitance at minimum and maximum settings of the internal digital trim

(c) XTAL frequency = 16MHz; XTAL C0 = 0.75pF; XTAL load capacitance = 8.5pF

(d) Clock input can be any frequency between 8MHz and 40MHz in steps of 250kHz plus CDMA/3G TCXO frequencies of 7.68, 14.44, 15.36, 16.2, 16.8, 19.2, 19.44, 19.68, 19.8 and 38.4MHz

(e) Clock input can be either sinusoidal or square wave. If the peaks of the signal are below VSS_ANA or above VDD_ANA. A DC blocking capacitor is required between the signal and XTAL_IN

3.12 Audio CODEC

Audio CODEC, 15Bit Resolution	Min	Typ	Max	Unit
Microphone Amplifier				
Input full scale at maximum gain	-	3	-	mV rms
Input full scale at minimum gain	-	350	-	mV rms
Gain resolution ^(a)	2.8	3	3.2	dB
Distortion at 1kHz	-	-	-78	dB
Input referenced rms noise ^(b)	-	5	-	µV rms
Bandwidth	-	20	-	kHz
Mic mode input impedance	-	20	-	kΩ
Input mode input impedance	-	130	-	Ω
Analogue to Digital Converter				
Input sample rate ^(c)	-	1	-	MSamples/s
Output sample rate ^(d)	-	8	-	KSamples/s
Distortion and noise at 1kHz (relative to full scale)	-	-78	-75	dB
Digital to Analogue Converter				
Gain resolution	2.8	3	3.2	dB
Min gain ^(e)	-	-18	-	dB
Max gain ^(e)	-	3	-	dB
Loudspeaker Driver				
Output voltage full scale swing (differential)	-	2.0	-	V Pk-Pk
Output current drive (at full scale swing) ^(f)	10	20	40	mA
Output full scale current (at reduced swing) ^(g)	-	75	-	mA
Output -3dB bandwidth	-	18.5	-	kHz
Distortion and noise (relative to full scale) (32Ω load) differential	-	-75	-	dB
Allowed load: resistive	8 ^(h)	-	Open Circuit	Ω
Allowed load: capacitive	-	-	500	pF

(a) 42dB range of gain control (under software control)

(b) Noise in bandwidth from 100Hz to 4kHz gain setting >17dB

(c) Single bit, second order T - Δ ADC clocked at 1MHz

(d) This is the decimated and filtered output at 15-bit resolution

(e) 21dB gain range (under software control)

(f) Output for 0.1%THD, signal level of 2V Pk-Pk differential

(g) Output for 1%THD, signal level of 1V Pk-Pk differential

(h) Output swing reduced to 1.2V Pk-Pk differential with 1%THD or 0.1V Pk-Pk differential with 0.1%THD

3.13 Power Consumption

3.13.1 Typical Average Current

Operation Mode	Connection Type	UART Rate (kbps)	Average	Unit ^(a)
Page scan	-	115.2	0.49	mA
Inquiry and page scan	-	115.2	0.83	mA
ACL No traffic	Master	115.2	4.1	mA
ACL With file transfer	Master	115.2	12	mA
ACL No traffic	Slave	115.2	17	mA
ACL With file transfer	Slave	115.2	21	mA
ACL 40ms sniff	Master	38.4	2.4	mA
ACL 1.28s sniff	Master	38.4	0.37	mA
SCO HV1	Master	38.4	41	mA
SCO HV3	Master	38.4	21	mA
SCO HV3 30ms sniff	Master	38.4	20	mA
ACL 40ms sniff	Slave	38.4	2.1	mA
ACL 1.28s sniff	Slave	38.4	0.42	mA
Parked 1.28s beacon	Slave	38.4	0.20	mA
SCO HV1	Slave	38.4	41	mA
SCO HV3	Slave	38.4	26	mA
SCO HV3 30ms sniff	Slave	38.4	20	mA
Standby Host connection ^(b)	-	38.4	76	µA
Reset (RESETB low) ^(b)	-	-	58	µA

(a) Current measured into the 1V8 supply pins.

(b) Low power mode on the linear regulator is entered and exited automatically when the chip enters/leaves Deep Sleep mode. For more information about the electrical characteristics of the linear regulator, see section 3.3 in this document.

3.13.2 Typical Measurement Conditions

Firmware	HCI 19.2
VREG_IN, VDD_PIO, VDD_PADS	3.15V
Clock source	26MHz crystal
Output power	0dBm

4 Radio Characteristics - Basic Data Rate

Important Note:

BlueCore4-Audio Flash meets the Bluetooth v2.0+EDR specification when used in a suitable application circuit between -40°C and +105°C. TX output is guaranteed unconditionally stable over guaranteed temperature range (between -25°C and +85°C).

4.1 Temperature +20°C

4.1.1 Transmitter

Radio Characteristics	VDD = 1.8V		Temperature = +20°C		
	Min	Typ	Max	Bluetooth Specification	Unit
Maximum RF transmit power ^(a) ^(b)	-	6.0	-	-6 to +4 ^(c)	dBm
RF power variation over temperature range with compensation enabled(\pm) ^(d)	-	1.5	-	-	dB
RF power variation over temperature range with compensation disabled(\pm) ^(d)	-	2.7	-	-	dB
RF power control range	-	35	-	≥ 16	dB
RF power range control resolution ^(e)	-	0.5	-	-	dB
20dB bandwidth for modulated carrier	-	940	-	≤ 1000	kHz
Adjacent channel transmit power $F = F_0 \pm 2\text{MHz}$ ^(f) ^(g)	-	-45	-	≤ -20	dBm
Adjacent channel transmit power $F = F_0 \pm 3\text{MHz}$ ^(f) ^(g)	-	-45	-	≤ -40	dBm
Adjacent channel transmit power $F = F_0 \pm > 3\text{MHz}$ ^(f) ^(g)	-	-50	-	≤ -40	dBm
$\Delta f_{1\text{avg}}$ Maximum Modulation	-	164	-	$140 < f_{1\text{avg}} < 175$	kHz
$\Delta f_{2\text{max}}$ Minimum Modulation	-	150	-	≥ 115	kHz
$\Delta f_{1\text{avg}}/\Delta f_{2\text{avg}}$	-	0.97	-	≥ 0.80	-
Initial carrier frequency tolerance	-	5	-	± 75	kHz
Drift Rate	-	7	-	≤ 20	kHz/50 μ s
Drift (single slot packet)	-	10	-	≤ 25	kHz
Drift (five slot packet)	-	12	-	≤ 40	kHz
2 nd Harmonic Content	-	-50	-	≤ -30	dBm
3 rd Harmonic Content	-	-45	-	≤ -30	dBm

- (a) The BlueCore4-Audio Flash firmware maintains the transmit power within Bluetooth v2.0+EDR specification limits
- (b) Measurement using PSKEY_LC_MAX_TX_POWER setting corresponding to a PSKEY_LC_POWER_TABLE power table entry = 63
- (c) Class 2 RF transmit power range, Bluetooth specification v2.0+EDR
- (d) These parameters are dependent on matching circuit used, and its behaviour over temperature, therefore these parameters are not under CSR's direct control
- (e) Resolution guaranteed over the range -5dB to -25dB relative to maximum power for Tx Level > 20
- (f) Measured at $F_0 = 2441\text{MHz}$
- (g) BlueCore4-Audio Flash guaranteed to meet ACP performance in Bluetooth v2.0+EDR specification, three exceptions allowed