mail

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832 Email & Skype: info@chipsmall.com Web: www.chipsmall.com Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China





BCM[®] in a VIA[™] Package Bus Converter BCM4414xD1E13A3yzz CNus 座C €

 I_{10} = up to 125A

K = 1/32

Isolated Fixed-Ratio DC-DC Converter

Product Ratings

The BCM4414xD1E13A3yzz in a VIA package is a high efficiency Bus Converter, operating from a 260 to 410V_{DC} high-voltage bus to

deliver an isolated 8.1 to 12.8V_{DC} unregulated, low voltage.

conversion, integrated filtering and PMBus™ commands and

industry-leading efficiency and power density. A low-voltage-side referenced PMBus[™] compatible telemetry and control interface

provides access to the BCM's configuration, fault monitoring, and

Leveraging the thermal and density benefits of Vicor VIA packaging

technology, the BCM module offers flexible thermal management options with very low top- and bottom-side thermal impedances.

When combined with downstream Vicor DC-DC conversion

components and regulators, the BCM allows the Power Design Engineer to employ a simple, low-profile design, which will

differentiate the end system without compromising on cost or

This unique ultra-low profile module incorporates DC-DC

The BCM offers low noise, fast transient response and

controls in a chassis or PCB mount form factor.

V_{HI} = 384V (260 - 410V)

 $V_{10} = 12V(8.1 - 12.8V)$

(NO LOAD)

Product Description

other telemetry functions.

performance metrics.

Features & Benefits

- Up to 125A continuous low-voltage-side current
- Fixed transformation ratio (K) of 1/32
- Up to 711W/in³ power density
- 97.1% peak efficiency
- Built-in EMI filtering and inrush limiting circuit
- Parallel operation for multi-kW arrays
- OV, OC, UV, short circuit and thermal protection
- 4414 package
- High MTBF
- Thermally enhanced VIA package
- PMBus™ management interface
- Suitable for Hot-Swap applications

Typical Applications

- 380V_{DC} Power Distribution
- Information and Communication Technology (ICT) Equipment
- High-End Computing Systems
- Automated Test Equipment
- Industrial Systems
- High-Density Energy Systems
- Transportation
- Green Buildings and Microgrids

Size: 4.35 x 1.40 x 0.37in [110.55 x 35.54 x 9.40mm]

Product Function	Package Length	Package Width	Package Type	Max High-Side Voltage	High-Side Voltage Range Ratio	Max Low-Side Voltage	Max Low-Side Current	Product Grade (Case Temperature)	Option Field
BCM	44	14	х	D1	D1 E 13 A3		У	ZZ	
BCM = Bus Converter Module	Length in Inches x 10	Width in Inches x 10	B = Board VIA V = Chassis VIA	Board VIA Chassis VIA Internal Reference			C = -20 to 100°C ^[a] T = -40 to 100°C ^[a]	02 = Chassis/PMBus 06 = Short Pin/PMBus 10 = Long Pin/PMBus	

^[a] High-temperature current derating may apply; See Figure 1, specified thermal operating area.





Part Ordering Information

Typical Applications



3 phase AC to point-of-load (3 phase AIM + BCM4414xD1E13A3yzz)



Paralleling BCM in a VIA package – connection to Host PMBus



Typical Applications (Cont.)



BCM4414xD1E13A3yzz at point-of-load – connection to Host PMBus





Pin Configuration



Note: The dot on the VIA housing indicates the location of the signal pin 9.

Pin Descriptions

Pin Number	Pin Number Signal Name		Function
1	+HI	HIGH SIDE POWER	High-voltage-side positive power terminal
2 –HI HIGH SIL RE		HIGH SIDE POWER RETURN	High-voltage-side negative power terminal
3, 4 +LO		LOW SIDE POWER	Low-voltage-side positive power terminal
5 EXT BIAS INPUT		INPUT	5V supply input
6	SCL	INPUT	I ² C Clock, PMBus™ Compatible
7	SDA	INPUT/OUTPUT	I ² C Data, PMBus Compatible
8	SGND	LOW SIDE SIGNAL RETURN	Signal Ground
9	ADDR	INPUT	Address assignment – Resistor based
10, 11, 12, 13	-LO	LOW SIDE POWER RETURN	Low-voltage-side negative power terminal

Notes: All signal pins (5, 6, 7, 8, 9) are referenced to the low-voltage side and isolated from the high-voltage side.

Keep SGND signal separated from the low-voltage side power return terminal (-LO) in electrical design.



Absolute Maximum Ratings

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.

Parameter	Comments	Min	Max	Unit
+HI to –HI		-1	480	V
HI_DC or LO_DC Slew Rate	Internal hot-swap circuitry		N/A	V/µs
+LO to -LO		-1	15	V
		-0.3	10	V
EXT BIAS to SGIND			0.15	А
SCL to SGND		-0.3	5.5	V
SDA to SGND		-0.3	5.5	V
ADDR to SGND		-0.3	3.6	V
	Basic insulation (high-voltage side to case)	2121		V _{DC}
Isolation Voltage / Dielectric Withstand	Basic insulation (high-voltage side to low-voltage side) [b]	2121		V _{DC}
	(low-voltage side to case)	N/A		V _{DC}

^[b] The absolute maximum rating listed above for the dielectric withstand (high-voltage side to the low-voltage side) refers to the VIA package. The internal safety approved isolating component (ChiP) provides reinforced insulation (4242V) from the high-voltage side to the low-voltage side. However, the VIA package itself can only be tested at a basic insulation value (2121V).



Electrical Specifications

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of $-40^{\circ}C \le T_{CASE} \le 100^{\circ}C$ (T-Grade); all other specifications are at $T_{CASE} = 25^{\circ}C$ unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit	
General Powe	rtrain Specificati	ion – Forward Direction Operation (High-Voltage side	to Low-V	oltage Sid	e)		
HI-Side Voltage Range, (Continuous)	V _{HI_DC}		260		410	V	
HI-Side Voltage Range, (Transient)	V _{HI_TRANS}		260		410	V	
HI-Side Voltage Initialization Threshold	$V_{\mu C_ACTIVE}$	HI-side voltage where internal controller is initialized, (powertrain inactive)			130	V	
HI Side Quiescent Current		Disabled, $V_{HL_{DC}} = 384V$		2			
	'HI_Q	T _{CASE} ≤ 100°C			4	ША	
		$V_{HI_DC} = 384V$, $T_{CASE} = 25^{\circ}C$		11	15		
No. Load Dower Dissignation	D	$V_{HLDC} = 384V$	5.9		24		
NO-LOAD POWER DISSIPATION	P _{HI_NL}	$V_{HI_DC} = 260 - 410V$, $T_{CASE} = 25 \text{ °C}$			16	W	
		V _{HI_DC} = 260 - 410V			25		
HI-Side Inrush Current Peak	I _{hi ine pk}	V_{HL_DC} = 410V, C_{LO_EXT} = 1000µF, R_{LOAD_LO} = 25% of full load current		10		А	
		$T_{CASE} \le 100^{\circ}C$			15]	
DC HI-Side Current	I _{HI_IN_DC}	At $I_{LO_OUT_DC} = 125A$, $T_{CASE} \le 90^{\circ}C$			4.1	А	
Transformation Ratio	К	High voltage to low voltage, K = V_{LO_DC} / V_{HI_DC} , at no load		1/32		V/V	
LO-Side Current (Continuous)	I _{LO_OUT_DC}	$T_{CASE} \le 90^{\circ}C$			125	А	
LO-Side Current (Pulsed)	ILO_OUT_PULSE	2ms pulse, 25% duty cycle, $I_{LO_OUT_AVG} \le 50\%$ rated $I_{LO_OUT_DC}$			167	А	
		$V_{HI_DC} = 384V$, $I_{LO_OUT_DC} = 125A$	96.2	97			
Efficiency (Ambient)	η_{AMB}	$V_{HI_DC} = 260 - 410V$, $I_{LO_OUT_DC} = 125A$	95.2			%	
		$V_{HI_DC} = 384V$, $I_{LO_OUT_DC} = 62.5A$	96.5	97.4			
Efficiency (Hot)	η_{HOT}	$V_{HI_DC} = 384V$, $I_{LO_OUT_DC} = 125A$, $T_{CASE} = 85^{\circ}C$	95.8	97		%	
Efficiency (Over Load Range)	η _{20%}	25A < I _{LO_OUT_DC} < 125A	95			%	
	R _{LO_COLD}	$V_{HI_DC} = 384V$, $I_{LO_OUT_DC} = 125A$, $T_{CASE} = -40^{\circ}C$	1.6	1.9	2.3		
LO-Side Output Resistance	R _{LO_AMB}	$V_{HI_DC} = 384V$, $I_{LO_OUT_DC} = 125A$	2.0	2.4	2.8	mΩ	
	R _{LO_HOT}	V _{HI_DC} = 384V, I _{LO_OUT_DC} = 125A, T _{CASE} = 85°C 2.5 2.8			3.2		
Switching Frequency	F _{SW}	LO-side voltage ripple frequency = $2x F_{SW}$	0.95	1.00	1.05	MHz	
LO-Side Voltage Ripple		C_{LO_EXT} = 0µF, $I_{\text{LO}_\text{OUT}_\text{DC}}$ = 125A, V_{HL_DC} = 384V, 20MHz BW		195		mV	
	VLO_OUT_PP	T _{CASE} ≤ 100°C			250		



Electrical Specifications (Cont.)

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of -40° C \leq T_{CASE} \leq 100°C (T-Grade); all other specifications are at T_{CASE} = 25°C unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit			
General Powertrain Specification – Forward Direction Operation (High-Voltage side to Low-Voltage Side) Cont.									
Effective HI-Side Capacitance (Internal)	C _{HI_INT}	Effective value at $384V_{HI_DC}$		0.4		μF			
Effective LO-Side Capacitance (Internal)	C _{LO_INT}	Effective value at $12V_{LO_DC}$		238		μF			
Rated LO-Side Capacitance (External)	C _{LO_OUT_EXT}	Excessive capacitance may drive module into short circuit protection			1000	μF			
Rated LO-Side Capacitance (External), Parallel Array Operation	C _{LO_OUT_AEXT}	$C_{LO_OUT_AEXT}$ Max = N * 0.5 * $C_{LO_OUT_EXT MAX}$, where N = the number of units in parallel							

Powertrain Hardware Protection Specification – Forward Direction Operation (High-Voltage side to Low-Voltage Side)

These built-in powertrain protections are fixed in hardware and cannot be configured through PMBus™.
When duplicated in supervisory limits, hardware protections serve a secondary role and become active when supervisory limits are disabled through PMBus.

Auto Restart Time	t _{AUTO_RESTART}	Start up into a persistent fault condition. Non-latching fault detection given $V_{HI_DC} > V_{HI_UVLO+}$	290		360	ms
HI-Side Overvoltage Lockout Threshold	V _{HI_OVLO+}		430	440	450	V
HI-Side Overvoltage Recovery Threshold	V _{HI_OVLO}		410	430	440	V
HI-Side Overvoltage Lockout Hysteresis	V _{HI_OVLO_HYST}			10		V
HI-Side Overvoltage Lockout Response Time	t _{HI_OVLO}			100		μs
HI-Side Soft-Start Time	t _{HI_SOFT-START}	From powertrain active. Fast current limit protection disabled during soft start		1		ms
LO-Side Overcurrent Trip Threshold	I _{LO_OUT_OCP}		135	170	210	А
LO-Side Overcurrent Response Time Constant	t _{lo_out_ocp}	Effective internal RC filter		3		ms
LO-Side Short Circuit Protection Trip Threshold	I _{LO_OUT_SCP}		187			А
LO-Side Short Circuit Protection Response Time	t _{lo_out_scp}			1		μs
Overtemperature Shutdown Threshold	t _{OTP+}	Internal	125			°C



Electrical Specifications (Cont.)

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of $-40^{\circ}C \le T_{CASE} \le 100^{\circ}C$ (T-Grade); all other specifications are at $T_{CASE} = 25^{\circ}C$ unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit					
Powertrain Superviso	ry Limits Speci	fication – Forward Direction Operation (High-Volta	ige side to	Low-Volta	ge Side)						
 These supervisory limits are set in t When disabled, the powertrain pro 	 These supervisory limits are set in the internal controller and can be reconfigured or disabled through PMBus™. When disabled, the powertrain protections presented in the previous table will intervene during fault events. 										
HI-Side Overvoltage Lockout Threshold	V _{HI_OVLO+}		420	434.5	450	V					
HI-Side Overvoltage Recovery Threshold	V _{HI_OVLO-}		405	424	440	V					
HI-Side Overvoltage Lockout Hysteresis	V _{HI_OVLO_HYST}			10.5		V					
HI-Side Overvoltage Lockout Response Time	t _{HI_OVLO}			100		μs					
HI-Side Undervoltage Lockout Threshold	V _{HI_UVLO}		200	226	250	V					
HI-Side Undervoltage Recovery Threshold	V _{HI_UVLO+}		225	244	259	V					
HI-Side Undervoltage Lockout Hysteresis	V _{HI_UVLO_HYST}			15		V					
HI-Side Undervoltage Lockout Response Time	t _{HI_UVLO}			100		μs					
HI-Side Undervoltage Start-Up Delay	t _{hi_uvlo+_delay}	From $V_{H_{L}DC} = V_{H_{L}UVLO+}$ to powertrain active, (i.e., one time start-up delay from application of $V_{H_{L}DC}$ to $V_{LO_{L}DC}$)		20		ms					
LO-Side Overcurrent Trip Threshold	I _{LO_OUT_OCP}		159	168	177	А					
LO-Side Overcurrent Response Time Constant	t _{lo_out_ocp}	Effective internal RC filter		2		ms					
Overtemperature Shutdown Threshold	t _{OTP+}	Internal	125			°C					
Overtemperature Recovery Threshold	t _{OTP-}	Internal	105	110	115	°C					
Undertemperature Shutdown	t	C-Grade			-25	٥٢					
Threshold (Internal)	UTP	T-Grade			-45						
Undertemperature Restart Time	t _{UTP_RESTART}	Start up into a persistent fault condition. Non-latching fault detection given $V_{HI DC} > V_{HI UVLO+}$		3		S					



Operating Area



Figure 1 — Specified thermal operating area

1. The BCM in a VIA package is cooled through the non-pin-side case.

- 2. The thermal rating is based on typical measured device efficiency.
- 3. The case temperature in the graph is the measured temperature of the non-pin-side housing, such that the internal operating temperature does not exceed 125°C.



Figure 2 — Specified electrical operating area using rated R_{LO_HOT}



Figure 3 — Specified HI-side start up into load current and external capacitance

Rev 1.2 08/2018



PMBus™ Reported Characteristics

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of $-40^{\circ}C \le T_{CASE} \le 100^{\circ}C$ (T-Grade); all other specifications are at $T_{CASE} = 25^{\circ}C$ unless otherwise noted.

	Monitored Telemetry										
• The current telemetry is only available in forward operation. The input and output current reported value is not supported in reverse operation.											
Attribute	PMBus [™] Read Command	Accuracy (Rated Range)	Functional Reporting Range	Update Rate	Reported Units						
HI-Side Voltage	(88h) READ_VIN	±5% (LL – HL)	130 to 450V	100µs	$V_{ACTUAL} = V_{REPORTED} \times 10^{-1}$						
HI-Side Current	(89h) READ_IIN	±20% (10 – 20% of FL) ±5% (20 – 133% of FL)	–0.85 to 5.9A	100µs	$I_{ACTUAL} = I_{REPORTED} \times 10^{-3}$						
LO-Side Voltage ^[c]	(8Bh) READ_VOUT	±5%(LL – HL)	4.25 to 14V	100µs	$V_{ACTUAL} = V_{REPORTED} \times 10^{-1}$						
LO-Side Current	(8Ch) READ_IOUT	±20% (10 – 20% of FL) ±5% (20 – 133% of FL)	-27.2 to 190A	100µs	$I_{ACTUAL} = I_{REPORTED} \times 10^{-2}$						
LO-Side Resistance	(D4h) READ_ROUT	±5% (50 – 100% of FL) at NL ±10% (50 – 100% of FL) (LL – HL)	1.0 to 3.0mΩ	100ms	$R_{ACTUAL} = R_{REPORTED} \times 10^{-5}$						
Temperature ^[d]	(8Dh) READ_TEMPERATURE_1	±7°C (Full Range)	–55 to 130°C	100ms	$T_{ACTUAL} = T_{REPORTED}$						

^[c] Default READ LO-Side Voltage returned when unit is disabled = -300V. ^[d] Default READ Temperature returned when unit is disabled = $-273^{\circ}C$.

Variable Parameters

- Factory setting of all Thresholds and Warning limits listed below are 100% of specified protection values.
- Variables can be written only when module is disabled with $V_{HI} < V_{HI UVLO-}$ and external bias (VDDB) applied.
- Module must remain in a disabled mode for 3ms after any changes to the variables below to allow sufficient time to commit changes to EEPROM.

Attribute	PMBus [™] Command	Conditions / Notes	Accuracy (Rated Range)	Functional Reporting Range	Default Value
HI-Side Overvoltage Protection Limit	(55h) VIN_OV_FAULT_LIMIT	V _{HL_OVLO} is automatically 3% lower than this set point	±5% (LL – HL)	130 – 435V	100%
HI-Side Overvoltage Warning Limit	(57h) VIN_OV_WARN_LIMIT		±5% (LL – HL)	130 – 435V	100%
HI-Side Undervoltage Protection Limit	(D7h) DISABLE_FAULTS	Can only be disabled to a preset default value	±5% (LL – HL)	130 – 260V	100%
HI-Side Overcurrent Protection Limit	(5Bh) IIN_OC_FAULT_LIMIT		±20% (10 – 20% of FL) ±5% (20 – 133% of FL)	0 – 5.25A	100%
HI-Side Overcurrent Warning Limit	(5Dh) IIN_OC_WARN_LIMIT		±20% (10 – 20% of FL) ±5% (20 – 133% of FL)	0 – 5.25A	100%
Overtemperature Protection Limit	(4Fh) OT_FAULT_LIMIT	Internal temperature	±7°C (Full Range)	0 – 125°C	100%
Overtemperature Warning Limit	(51h) OT_WARN_LIMIT	Internal temperature	±7°C (Full Range)	0 – 125°C	100%
Turn On Delay	(60h) TON_DELAY	Additional time delay to the undervoltage start-up delay	±50µs	0 – 100ms	Oms



Signal Characteristics

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of $-40^{\circ}C \leq T_{CASE} \leq 100^{\circ}C$ (T-Grade); all other specifications are at $T_{CASE} = 25^{\circ}C$ unless otherwise noted. **Please Note:** For chassis mount model, Vicor part number 42550 will be needed for applications requiring the use of the signal pins. Signal cable 42550 is rated up to five insertions and extractions. To avoid unnecessary stress on the connector, the cable should be appropriately strain relieved.

EXT. BIAS (VDDB) Pin

- VDDB powers the internal controller.
- VDDB needs to be applied to enable and disable the BCM through PMBus[™] control (using OPERATION COMMAND), and to adjust warning and protection thresholds.
- VDDB voltage not required for telemetry; however, if VDDB is not applied, telemetry information will be lost when V_{IN} is removed.

Signal Type	State	Attribute	Symbol	Conditions / Notes	Min	Тур	Мах	Unit
	Regular	VDDB Voltage	V _{VDDB}		4.5	5	9	V
	Operation	VDDB Current Consumption	I _{VDDB}				50	mA
INPUT	Start Up	Inrush Current Peak	I _{VDDB_INR}	V_{VDDB} slew rate = 1V/µs		3.5		А
	Start Up	Turn On Time	t _{vddb_on}	From $V_{VDDB_{MIN}}$ to PMBus active		1.5		ms

SGND Pin

- All PMBus interface signals (SCL, SDA, ADDR) are referenced to SGND pin.
- SGND pin also serves as return pin (ground pin) for VDDB.
- Keep SGND signal separated from the low-voltage-side power return terminal (-LO) in electrical design.

Address (ADDR) Pin

- This pin programs the address using a resistor between ADDR pin and signal ground.
- The address is sampled during start up and is stored until power is reset. This pin programs only a Fixed and Persistent address.
- This pin has an internal $10k\Omega$ pull-up resistor to 3.3V.
- 16 addresses are available. The range of each address is 206.25mV (total range for all 16 addresses is 0V to 3.3V).

Signal Type	State	Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
	EL Regular Operation Start Up	ADDR Input Voltage	V _{SADDR}	See address section	0		3.3	V
MULTI-LEVEL INPUT		ADDR Leakage Current	I _{SADDR}	Leakage current			1	μA
		ADDR Registration Time	t _{saddr}	From $V_{VDDB_{MIN}}$		1		ms



Serial Clock input (SCL) AND Serial Data (SDA) Pins

- High-power SMBus specification and SMBus physical layer compatible. Note that optional SMBALERT# is not supported.
- PMBus™ command compatible.

Signal Type	State	Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
		Electrical Parameters						
		lan, at Maltana Thursel ala	V _{IH}		2.1			V
		input voltage inreshold	V _{IL}				0.8	V
			V _{OH}		3			V
		Output voltage Infeshold	V _{OL}				0.4	V
		Leakage Current	I _{LEAK_PIN}	Unpowered device			10	μΑ
		Signal Sink Current	I _{LOAD}	$V_{OL} = 0.4V$	4			mA
		Signal Capacitive Load	CI	Total capacitive load of one device pin			10	pF
		Signal Noise Immunity	V _{NOISE_PP}	10MHz to 100MHz	300			mV
		Timing Parameters						
	Desular	Operating Frequency	F _{SMB}	Idle state = 0Hz	10		400	kHz
DIGITAL		Free Time Between Stop and Start Condition	t _{BUF}		1.3			μs
INPUT/OUTPUT	Operation	Hold TimeAfter Start or Repeated Start Condition	t _{HD:STA}	First clock is generated after this hold time	0.6			μs
		Repeat Start Condition Set-Up Time	t _{su:sta}		0.6			μs
		Stop Condition Set-Up Time	t _{su:sto}		0.6			μs
		Data Hold Time	t _{HD:DAT}		300			ns
		Data Set-Up Time	t _{su:dat}		100			ns
		Clock Low Timeout	t _{timeout}		25		35	ms
		Clock Low Period	t _{LOW}		1.3			μs
		Clock High Period	t _{HIGH}		0.6		50	μs
		Cumulative Clock Low Extend Time	t _{LOW:SEXT}				25	ms
		Clock or Data Fall Time	t _F		20		300	ns
		Clock or Data Rise Time	t _R		20		300	ns







Timing Diagram (Forward Direction)



Rev 1.2 08/2018

Application Characteristics

Temperature controlled via pin-side side cold plate, unless otherwise noted. All data presented in this section are collected from units processing power in the forward direction (high-voltage side to low-voltage side). See associated figures for general trend data.



Figure 4 — No-load power dissipation vs. V_{HI DC}











Figure 5 — Full-load efficiency vs. temperature



Figure 7 — Power dissipation at $T_{CASE} = -40^{\circ}C$



Figure 9 — Power dissipation at $T_{CASE} = 25^{\circ}C$



Application Characteristics (Cont.)

Temperature controlled via pin-side side cold plate, unless otherwise noted. All data presented in this section are collected from units processing power in the forward direction (high-voltage side to low-voltage side). See associated figures for general trend data.



Figure 10 — Efficiency at $T_{CASE} = 85^{\circ}C$



Figure 12 — R_{LO} vs. temperature; nominal V_{HI_DC} $I_{LO_DC} = 125A$ at $T_{CASE} = 85^{\circ}C$



Figure 11 — Power dissipation at $T_{CASE} = 85^{\circ}C$



Figure 13 — $V_{LO_OUT_PP}$ vs. I_{LO_DC} ; no external $C_{LO_OUT_EXT.}$ Board-mounted module, scope setting: 20MHz analog BW



Application Characteristics (Cont.)

Temperature controlled via pin-side side cold plate, unless otherwise noted. All data presented in this section are collected from units processing power in the forward direction (high-voltage side to low-voltage side). See associated figures for general trend data.



Figure 14 — Full-load LO-side voltage ripple, 10μ F C_{HI_IN_EXT}; no external C_{LO_OUT_EXT}. Board-mounted module, scope setting: 20MHz analog BW







Figure 18 — Start up from application of OPERATION COMMAND with pre-applied $V_{H_{LDC}} = 384V$, 25% $I_{LO_{LO}}$, 100% $C_{LO_{OUT}EXT}$







Figure 17 — Start up from application of V_{HI_DC} = 384V, 25% I_{LO_DG} 100% $C_{LO_OUT_EXT}$



General Characteristics

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of $-40^{\circ}C \le T_{CASE} \le 100^{\circ}C$ (T-Grade); all other specifications are at $T_{CASE} = 25^{\circ}C$ unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit					
Mechanical											
Length	L	Lug (Chassis) Mount	110.30 [4.34]	110.55 [4.35]	110.80 [4.36]	mm [in]					
Length	L	PCB (Board) Mount	112.51 [4.43]	112.76 [4.44]	113.01 [4.45]	mm [in]					
Width	W		35.29 [1.39]	35.54 [1.40]	35.79 [1.41]	mm [in]					
Height	Н		9.019 [0.355]	9.40 [0.37]	9.781 [0.385]	mm [in]					
Volume	Vol	Without heatsink		36.93 [2.25]		cm ³ [in ³]					
Weight	W			140.5 [4.96]		g [oz]					
Pin Material		C145 copper									
Underplate		Low stress ductile Nickel	50		100	µin					
		Palladium	0.8		6	μin					
Pin Finish (Gold)		Soft Gold	0.12		2						
Pin Finish (Tin)		Whisker-resistant matte Tin	200		400	·					
		Thermal									
		BCM4414xD1E13A3yzz (T-Grade)	-40		125						
Operating Internal Temperature	T _{INT}	BCM4414xD1E13A3yzz (C-Grade)	-20		125						
Operating Case Temperature	T _{CASE}	BCM4414xD1E13A3yzz (T-Grade), derating applied, see safe thermal operating area	-40		100	°C					
		BCM4414xD1E13A3yzz (C-Grade), derating applied, see safe thermal operating area	-20		100						
Thermal Resistance Pin Side	$\theta_{\text{INT}_{PIN}_{SIDE}}$	Estimated thermal resistance to maximum temperature internal component from isothermal pin/ terminal-side housing		0.97		°C/W					
Thermal Resistance Housing	θ _{ΗΟυ}	Estimated thermal resistance of thermal coupling between the pin-side and non-pin-side case surfaces		0.57		°C/W					
Thermal Resistance Non-Pin Side	$\theta_{\text{INT}_{NON}_{PIN}_{SIDE}}$	Estimated thermal resistance to maximum temperature internal component from isothermal non-pin/ non-terminal housing		0.67		°C/W					
Thermal Capacity				54		Ws/°C					
		Assembly									
Storage Temperature	T _{ST}	BCM4414xD1E13A3yzz (T-Grade)	-40		125	°C					
		BCM4414xD1E13A3yzz (C-Grade)	-40		125	°C					
ESD Withstand	ESD _{HBM}	Human Body Model, "ESDA / JEDEC JDS-001-2012" Class I-C (1kV to < 2kV)	1000								
	ESD _{CDM}	Charge Device Model, "JESD 22-C101-E" Class II (200V to < 500V)	200								



General Characteristics (Cont.)

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of $-40^{\circ}C \le T_{CASE} \le 100^{\circ}C$ (T-Grade); all other specifications are at $T_{CASE} = 25^{\circ}C$ unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit				
Safety										
Isolation Capacitance	C _{HI_LO}	Unpowered unit	620	780	940	pF				
Isolation Resistance	R _{HI_LO}	At 500V _{DC}	10			MΩ				
MTBF		MIL-HDBK-217Plus Parts Count - 25°C Ground Benign, Stationary, Indoors / Computer		2.31		MHrs				
		Telcordia Issue 2 - Method I Case III; 25°C Ground Benign, Controlled		3.41		MHrs				
		cTÜVus EN 60950-1 cURus UL60950-1								
Agency Approvals / Standards										
		CE Marked for Low Voltage Directive and RoHS Recast Directive, as applicable								



BCM in a VIA Package



Figure 19 — BCM DC model (Forward Direction)

The BCM uses a high frequency resonant tank to move energy from the high-voltage side to the low-voltage side and vice versa. The resonant LC tank, operated at high frequency, is amplitude modulated as a function of the HI-side voltage and the LO-side current. A small amount of capacitance embedded in the high-voltage side and low-voltage side stages of the module is sufficient for full functionality and is key to achieving high power density.

The BCM4414xD1E13A3yzz can be simplified into the model shown in Figure 19.

At no load:

$$V_{LO} = V_{HI} \bullet K \tag{1}$$

K represents the "turns ratio" of the BCM. Rearranging Equation 1:

$$K = \frac{V_{LO}}{V_{HI}} \tag{2}$$

In the presence of a load, V_{LO} is represented by:

$$V_{LO} = V_{HI} \bullet K - I_{LO} \bullet R_{LO}$$
(3)

and I_{LO} is represented by:

$$I_{LO} = \frac{I_{HI} - I_{HI_{-Q}}}{K}$$
(4)

 R_{LO} represents the impedance of the BCM and is a function of the R_{DS_ON} of the HI-side and LO-side MOSFETs, PC board resistance of HI-side and LO-side boards and the winding resistance of the power transformer. I_{HI_Q} represents the HI-side quiescent current of the BCM controller, gate drive circuitry and core losses.

The effective DC voltage transformer action provides additional interesting attributes. Assuming that $R_{LO} = 0\Omega$ and $I_{HI_Q} = 0A$, Equation 3 now becomes Equation 1 and is essentially load independent, resistor R is now placed in series with V_{HI} .



Figure 20 — K = 1/32 BCM with series HI-side resistor

The relationship between V_{HI} and V_{LO} becomes:

$$V_{LO} = \left(V_{HI} - I_{HI} \bullet R\right) \bullet K \tag{5}$$

Substituting the simplified version of Equation 4 $(I_{HI} \circ I_{AI})$ is assumed = 0A) into Equation 5 yields:

$$V_{LO} = V_{HI} \bullet K - I_{LO} \bullet R \bullet K^2$$
(6)

This is similar in form to Equation 3, where R_{LO} is used to represent the characteristic impedance of the BCM. However, in this case a real resistor, R, on the high-voltage side of the BCM is effectively scaled by K² with respect to the low-voltage side.

Assuming that R = 1 Ω , the effective R as seen from the low-voltage side is 1.0m Ω , with K = 1/32.





A similar exercise can be performed with the addition of a capacitor or shunt impedance at the high-voltage side of the BCM. A switch in series with $V_{\rm HI}$ is added to the circuit. This is depicted in Figure 21.



Figure 21 — BCM with High side capacitor

A change in $V_{\rm HI}$ with the switch closed would result in a change in capacitor current according to the following equation:

$$I_{C}(t) = C \frac{dV_{HI}}{dt}$$
(7)

Assume that with the capacitor charged to $V_{\rm HI}$, the switch is opened and the capacitor is discharged through the idealized BCM. In this case,

$$I_c = I_{LO} \bullet K \tag{8}$$

substituting Equation 1 and 8 into Equation 7 reveals:

$$I_{LO}(t) = \frac{C}{K^2} \cdot \frac{dV_{LO}}{dt}$$
(9)

The equation in terms of the LO side has yielded a K^2 scaling factor for C, specified in the denominator of the equation.

A K factor less than unity results in an effectively larger capacitance on the low-voltage side when expressed in terms of the high-voltage side. With K = 1/32 as shown in Figure 21, C = 1μ F would appear as C = 1024μ F when viewed from the low-voltage side.

Low impedance is a key requirement for powering a high-current, low-voltage load efficiently. A switching regulation stage should have minimal impedance while simultaneously providing appropriate filtering for any switched current. The use of a BCM between the regulation stage and the point-of-load provides a dual benefit of scaling down series impedance leading back to the source and scaling up shunt capacitance or energy storage as a function of its K factor squared. However, these benefits are not achieved if the series impedance of the BCM is too high. The impedance of the BCM must be low, i.e., well beyond the crossover frequency of the system.

A solution for keeping the impedance of the BCM low involves switching at a high frequency. This enables the use of small magnetic components because magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low loss core material at high frequencies also reduces core losses.

The two main terms of power loss in the BCM module are:

- No-load power dissipation (P_{HI_NL}): defined as the power used to power up the module with an enabled powertrain at no load.
- Resistive loss (P_{RLO}): refers to the power loss across the BCM module modeled as pure resistive impedance.

$$P_{DISSIPATED} = P_{HI_NL} + P_{R_{LO}}$$
(10)

Therefore,

$$P_{LO_OUT} = P_{HI_IN} - P_{DISSIPATED} = P_{HI_IN} - P_{HI_NL} - P_{R_{LO}}$$
(11)

The above relations can be combined to calculate the overall module efficiency:

$$\eta = \frac{P_{LO_{-}OUT}}{P_{HI_{-}IN}} = \frac{P_{HI_{-}IN} - P_{HI_{-}NL} - P_{R_{LO}}}{P_{HI_{-}IN}}$$
(12)

$$= \frac{V_{\scriptscriptstyle HI} \bullet I_{\scriptscriptstyle HI} - P_{\scriptscriptstyle HI_NL} - (I_{\scriptscriptstyle LO})^2 \bullet R_{\scriptscriptstyle LO}}{V_{\scriptscriptstyle HI} \bullet I_{\scriptscriptstyle HI}}$$

$$= 1 - \left(\frac{P_{HI_NL} + (I_{LO})^2 \bullet R_{LO}}{V_{HI} \bullet I_{HI}}\right)$$



Thermal Considerations

The VIA package provides effective conduction cooling from either of the two module surfaces. Heat may be removed from the pin-side surface, the non-pin-side surface or both. The extent to which these two surfaces are cooled is a key component for determining the maximum power that can be processed by a BCM, as can be seen from the specified thermal operating area in Figure 1. Since the BCM has a maximum internal temperature rating, it is necessary to estimate this temperature based on a system-level thermal solution. For this purpose, it is helpful to simplify the thermal solution into a roughly equivalent circuit where power dissipation is modeled as a current source, isothermal surface temperatures are represented as voltage sources and the thermal resistances are represented as resistors. Figure 22 shows the "thermal circuit" for the BCM in a VIA package.



Figure 22 — Double-sided cooling thermal model

In this case, the internal power dissipation is $\mathsf{P}_{\mathsf{DISS}}, \theta_{\mathsf{INT}_\mathsf{PIN}_\mathsf{SIDE}}$ and $\theta_{\mathsf{INT}_\mathsf{NON}_\mathsf{PIN}_\mathsf{SIDE}}$ are the thermal resistance characteristics of the BCM and the pin-side and non-pin-side surface temperatures are represented as $\mathsf{T}_{\mathsf{C}_\mathsf{PIN}_\mathsf{SIDE}}$ and $\mathsf{T}_{\mathsf{C}_\mathsf{NON}_\mathsf{PIN}_\mathsf{SIDE}}$. It is interesting to note that the package itself provides a high degree of thermal coupling between the pin-side and non-pin-side case surfaces (represented in the model by the resistor θ_{HOU}). This feature enables two main options regarding thermal designs:

Single-side cooling: the model of Figure 22 can be simplified by calculating the parallel resistor network and using one simple thermal resistance number and the internal power dissipation curves; an example for non-pin-side cooling only is shown in Figure 23.

In this case, θ_{INT} can be derived as follows:

$$\theta_{INT} = \frac{\left(\theta_{INT_PIN_SIDE} + \theta_{HOU}\right) \bullet \theta_{INT_NON_PIN_SIDE}}{\theta_{INT_PIN_SIDE} + \theta_{HOU} + \theta_{INT_NON_PIN_SIDE}}$$
(13)



Figure 23 — Single-sided cooling thermal model

Double-side cooling: while this option might bring limited advantage to the module internal components (given the surface-to-surface coupling provided), it might be appealing in cases where the external thermal system requires allocating power to two different elements, such as heat sinks with independent airflows or a combination of chassis/air cooling.

Current Sharing

The performance of the BCM is based on efficient transfer of energy through a transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal transformer with a positive temperature coefficient series resistance.

This type of characteristic is close to the impedance characteristic of a DC power distribution system both in dynamic (AC) behavior and for steady state (DC) operation.

When multiple BCM modules of a given part number are connected in an array, they will inherently share the load current according to the equivalent impedance divider that the system implements from the power source to the point-of-load. Ensuring equal current sharing among modules requires that BCM array impedances be matched.

Some general recommendations to achieve matched array impedances include:

- Dedicate common copper planes/wires within the PCB/Chassis to deliver and return the current to the modules.
- Provide as symmetric a PCB/Wiring layout as possible among modules

For further details see <u>AN:016 Using BCM Bus Converters</u> in High Power Arrays.



CM



Figure 24 — BCM module array

Fuse Selection

In order to provide flexibility in configuring power systems, BCM in a VIA package modules are not internally fused. Input line fusing of BCM products is recommended at the system level to provide thermal protection in case of catastrophic failure.

The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating (usually greater than maximum current of BCM module)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting I²t
- Recommend fuse: 10A Littelfuse 505 Series or 10A Littelfuse 487 Series (HI side)

Reverse Operation

BCM modules are capable of reverse power operation. Once the unit is started, energy will be transferred from the low-voltage side back to the high-voltage side whenever the low-voltage side exceeds $V_{HI} \bullet K$. The module will continue operation in this fashion as long as no faults occur.

The BCM4414xD1E13A3yzz has not been qualified for continuous operation in a reverse power condition. However, fault protections that help to protect the module in forward operation will also protect the module in reverse operation.

Transient operation in reverse is expected in cases where there is significant energy storage on the low-voltage side and transient voltages appear on the high-voltage side.

Dielectric Withstand

The chassis of the BCM in a VIA package is required to be connected to Protective Earth when installed in the end application and must satisfy the requirements of IEC 60950-1 for Class I products.

The BCM in $\underline{a}_{\mathbb{E}}$ VIA package contains an internal safety approved isolating component (ChiP) that provides Reinforced Insulation from high-voltage side to low-voltage side. The isolating component is individually tested for Reinforced Insulation from the high-voltage side to the low-voltage side at $4242V_{DC}$ prior to final assembly of the VIA. The Reinforced Insulation can only be tested on the completed VIA assembly at Basic Insulation values, as specified in the electric strength Test Procedure noted in clause 5.2.2 of IEC 60950-1.

Test Procedure Note from IEC 60950-1

"For equipment incorporating both REINFORCED INSULATION and lower grades of insulation, care is taken that the voltage applied to the REINFORCED INSULATION does not overstress BASIC INSULATION or SUPPLEMENTARY INSULATION."

Summary

The final package assembly provides basic insulation from the high-voltage side to case, basic insulation from the high-voltage side to the low-voltage side and functional insulation from low-voltage side to case. The case is required to be connected to protective earth in the final installation. The protective earth connection can be accomplished through a dedicated wiring harness (example: ring terminal clamped by mounting screw) or surface contact (example: pressure contact on bare conductive chassis or PCB copper layer with no solder mask).

The ground connection of the top case must be 3 orders of magnitude more resistive than the current return connection to the bottom case. The construction of the BCM in a VIA package can be summarized by describing it as a "Class II" component installed in a "Class I" subassembly. The insulation from the high-voltage side to the low-voltage side can only be tested at basic insulation values on the fully assembled VIA package.



Figure 25 — BCM in a ChiP™ package before final assembly in the VIA package







Figure 26 — BCM in a VIA package after final assembly

Filtering

The BCM in a VIA package has built-in single stage EMI filtering with Hot-Swap circuitry located on the high-voltage side. The integrated EMI filtering consists of a common mode choke, differential mode capacitors, and Y2 common mode capacitors. A typical test set-up block diagram for conducted emissions is shown in Figure 27.

The built-in EMI filtering reduces the HI-side voltage ripple. External LO-side filtering can be added as needed, with ceramic capacitance used as a LO-side bypass for this purpose. The filtering, along with Hot-Swap circuitry, protects the BCM from overvoltage transients imposed by a system that would exceed maximum ratings. BCM HI-side and LO-side voltage ranges shall not be exceeded. An internal overvoltage function prevents operation outside of the normal operating HI-side range. However, the BCM is exposed to the applied voltage even when disabled and must withstand it.

The source response is generally the limiting factor in the overall system response, given the wide bandwidth of the BCM. Anomalies in the response of the source will appear at the LO side of the module multiplied by its K factor.

Total load capacitance at the LO side of the BCM shall not exceed the specified maximum to ensure correct operation in start up. Due to the wide bandwidth and small LO-side impedance of the BCM, low frequency bypass capacitance and significant energy storage may be more densely and efficiently provided by adding capacitance at the HI-side of the BCM.

At frequencies less than 500kHz, the BCM appears as an impedance of R_{LO} between the source and load. Within this frequency range, capacitance connected at the HI-side appears as an effective scaled capacitance on the LO side per the relationship defined in Equation 14.

This enables a reduction in the size and number of capacitors used in a typical system.

$$C_{LO} = \frac{C_{HI}}{K^2} \tag{14}$$



Figure 27 — Typical test set up block diagram for Conducted Emissions

Hot-Swap

Many applications use a power architecture based on a $380V_{DC}$ distribution bus. This supply level is emerging as a new standard for efficient distribution of power through board, rack and chassis mounted telecom and datacom systems. The interconnection between the different modules is accomplished with a backplane and motherboard. Power is commonly provided to the various module slots via a $380V_{DC}$ distribution bus.

In the event of a fault, removal of the faulty module from the rack is relatively easy, provided that the remaining power modules can support the step increase in load. Plugging in the replacement module has more potential for problems, as it presents an uncharged capacitor load and will draw a large inrush current. This could cause a momentary, but unacceptable interruption or sag in the backplane power bus if not limited. Additional problems may arise if ordinary power module connectors are used, since the connector pins will engage and disengage in a random and unpredictable sequence during insertion and removal.

Hot-Swap or hot-plug is a highly desirable feature in many applications, but also results in several issues that must be addressed in the system design. A number of related phenomena occur with a live insertion and removal event, including contact bouncing, arcing between HI-side connector pins, and large voltage and current transients. Hot-Swap circuitry in the converter modules protects the module itself and the rest of the system from the problems associated with live insertion.

This module provides a high level of integration for DC-DC converters in $380V_{DC}$ distribution systems, saving design time and board space. To allow for maintenance, reconfiguration, redundancy and system upgrades, the BCM in a VIA package is designed to address the function of Hot-Swapping at the $380V_{DC}$ distribution bus. Hot-Swap circuitry, as shown in Figure 28, uses an active MOSFET switching device in series with the HI-side line. During module insertion, the MOSFET is driven into a resistive state to limit the inrush current as the input capacitance of the inserted unit is charged. The MOSFET is fully enhanced once the module's HI-side capacitor has sufficiently charged to minimize losses during normal operation. Verification of the Hot-Swap circuitry performance is illustrated through plots of the module's response to a live insertion event in Figures 30 and 31.





Figure 28 — High-level diagram for 384V_{DC} BCM in a VIA package showing internal hot-swap circuitry and ChiP BCM

The BCM in a VIA package provides the opportunity to incorporate Hot-Swap capabilities into redundant power module arrays. This allows telecoms and other mission critical applications to continue operating without interruption even through failure and replacement of one or more power modules.

Hot-Swap Test – Test circuit and Procedure

- Two parallel BCMs in a VIA package with mercury relay#1 open
- Close mercury relay#1 and measure inrush current going into BCM#2



Figure 29 — Hot-swap test circuit

Hot-Swap Test – Scope Pictures



Figure 30 — Hot-swap start up

Ch1: I_{HI} of BCM#2

Ch2: V_{LO} of BCM#2

Ch3: V_{HI} of BCM#2 shows the fast voltage transient at the high-side terminal of BCM#2

Ch4: V_{HI} of internal ChiP BCM#2 shows the soft-start charging of the high-side capacitor.



Figure 31 — Expanded time scale version of Figure 30 showing start up of BCM#2



System Diagram for PMBus[™] Interface



The controller of the BCM in a VIA package is referenced to the low-voltage-side signal ground (SGND).

The BCM in a VIA package provides the Host PMBus system with accurate telemetry monitoring and reporting, threshold and warning limits adjustment, in addition to corresponding status flags. The standalone BCM is periodically polled for status by the host PMBus. Direct communication to the BCM is enabled by a page command. For example, the page (0x00) prior to a telemetry inquiry points to the controller data and page (0x01) prior to a telemetry inquiry points to the BCM parameters.

The BCM enables the PMBus compatible host interface with an operating bus speed of up to 400kHz. The BCM follows the PMBus command structure and specification.

