

Chipsmall Limited consists of a professional team with an average of over 10 year of expertise in the distribution of electronic components. Based in Hongkong, we have already established firm and mutual-benefit business relationships with customers from, Europe, America and south Asia, supplying obsolete and hard-to-find components to meet their specific needs.

With the principle of "Quality Parts, Customers Priority, Honest Operation, and Considerate Service", our business mainly focus on the distribution of electronic components. Line cards we deal with include Microchip, ALPS, ROHM, Xilinx, Pulse, ON, Everlight and Freescale. Main products comprise IC, Modules, Potentiometer, IC Socket, Relay, Connector. Our parts cover such applications as commercial, industrial, and automotives areas.

We are looking forward to setting up business relationship with you and hope to provide you with the best service and solution. Let us make a better world for our industry!



# Contact us

Tel: +86-755-8981 8866 Fax: +86-755-8427 6832

Email & Skype: info@chipsmall.com Web: www.chipsmall.com

Address: A1208, Overseas Decoration Building, #122 Zhenhua RD., Futian, Shenzhen, China









# BCM<sup>®</sup> in a VIA<sup>™</sup> Package Bus Converter

BCM4414xG0F4440yzz



# Isolated Fixed-Ratio DC-DC Converter

### **Features & Benefits**

- Up to 40A continuous low-voltage-side current
- Fixed transformation ratio (K) of 1/16
- Up to 776W/in<sup>3</sup> power density
- 97.5% peak efficiency
- Integrated filtering
- Parallel operation for multi-kW arrays
- OV, OC, UV, short circuit and thermal protection
- 4414 package
- High MTBF
- · Thermally enhanced VIA package
- PMBus™ management interface
- Bidirectional operation (start up in forward direction only)

### **Typical Applications**

- High-Voltage DC Power Distribution
- 3-Phase AC-DC Converters
- Information and Communication Technology (ICT) Equipment
- High-End Computing Systems
- Automated Test Equipment
- Industrial Systems
- High-Density Energy Systems
- Transportation
- Green Buildings and Microgrids

Product Ratings						
V <sub>HI</sub> = 544V (400 – 700V)	$I_{LO}$ = up to 40A					
V <sub>LO</sub> = 34V (25 - 43.8V) (NO LOAD)	K = 1/16					

### **Product Description**

The BCM4414xG0F4440yzz in a VIA package is a high-efficiency Bus Converter, operating from a 400 to  $700V_{DC}$  high-voltage bus to deliver an isolated 25 to  $43.8V_{DC}$  unregulated, low voltage.

This unique ultra-low-profile module incorporates DC-DC conversion, integrated filtering and PMBus™ commands and controls in a chassis or PCB mount form factor.

The BCM offers low noise, fast transient response and industry-leading efficiency and power density. A low-voltage-side referenced PMBus-compatible telemetry and control interface provides access to the BCM's configuration, fault monitoring and other telemetry functions.

Leveraging the thermal and density benefits of Vicor VIA packaging technology, the BCM module offers flexible thermal management options with very low top and bottom side thermal impedances.

When combined with downstream Vicor DC-DC conversion components and regulators, the BCM allows the Power Design Engineer to employ a simple, low-profile design, which will differentiate the end system without compromising on cost or performance metrics.




# **Part Ordering Information**

Product Function	Package Length	Package Width	Package Type	Max High-Side Voltage	High-Side Voltage Range Ratio	Max Low-Side Voltage		Product Grade (Case Temperature)	Option Field
ВСМ	44	14	Х	G0	F	44	40	у	ZZ
BCM = Bus Converter Module	Length in Inches x 10	Width in Inches x 10	<b>B</b> = Board VIA <b>V</b> = Chassis VIA			<b>C</b> = -20 to 100°C <sup>[a]</sup> <b>T</b> = -40 to 100°C <sup>[a]</sup>	<ul><li>02 = Chassis/PMBus</li><li>06 = Short Pin/PMBus</li><li>10 = Long Pin/PMBus</li></ul>		


<sup>[</sup>a] High-temperature current derating may apply; see Figure 1, specified thermal operating area.



# **Typical Applications**




3-phase AC to point-of-load (3-phase AIM + BCM4414xG0F4440yzz)




Paralleling BCM in a VIA package – connection to common Host PMBus

# **Typical Applications (Cont.)**




BCM4414xG0F4440yzz + PRM™ + VTM™, Adaptive-Loop Configuration – connection to common Host PMBus



BCM4414xG0F4440yzz + PRM + VTM, Remote-Sense Configuration – connection to common Host PMBus

# **Pin Configuration**



Note: The dot on the VIA housing indicates the location of the signal pin 9.

# **Pin Descriptions**

Pin Number	Signal Name	Туре	Function
1	+HI	HIGH SIDE POWER	High-voltage-side positive power terminal
2	–HI	HIGH SIDE POWER RETURN	High-voltage-side negative power terminal
3	+LO	LOW SIDE POWER	Low-voltage-side positive power terminal
4	-LO	LOW SIDE POWER RETURN	Low-voltage-side negative power terminal
5	EXT BIAS	INPUT	5V supply input
6	SCL	INPUT	I <sup>2</sup> C™ Clock, PMBus™ Compatible
7	SDA	INPUT/OUTPUT	I <sup>2</sup> C Data, PMBus Compatible
8	SGND	LOW SIDE SIGNAL RETURN	Signal Ground
9	ADDR	INPUT	Address assignment – Resistor based

**Notes:** All signal pins (5, 6, 7, 8, 9) are referenced to the low-voltage side and isolated from the high-voltage side. Keep SGND signal separated from the low-voltage side power return terminal (–LO) in electrical design.



# **Absolute Maximum Ratings**

The absolute maximum ratings below are stress ratings only. Operation at or beyond these maximum ratings can cause permanent damage to the device.

Parameter	Comments	Min	Max	Unit
+HI to –HI		-1	800	V
HI_DC or LO_DC Slew Rate			1	V/µs
+LO to –LO		-1	60	V
EXT BIAS to SGND		-0.3	10	V
			0.15	А
SCL to SGND		-0.3	5.5	V
SDA to SGND		-0.3	5.5	V
ADDR to SGND		-0.3	3.6	V
	High-voltage side to case	3100		V <sub>DC</sub>
Isolation Voltage / Dielectric Withstand	High-voltage side to low-voltage side	4300		V <sub>DC</sub>
	Low-voltage side to case	1200		V <sub>DC</sub>



# **Electrical Specifications**

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \leq T_{\text{CASE}} \leq 100^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_{\text{CASE}} = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit	
General Powe	rtrain Specificati	on – Forward Direction Operation (High-Voltage Si	de to Low	-Voltage Si	de)		
HI-Side Voltage Range, (Continuous)	$V_{HI\_DC}$		400		700	V	
HI-Side Voltage Range, (Transient)	V <sub>HI_TRANS</sub>		400		700	V	
HI-Side Voltage Initialization Threshold	V <sub>µC_ACTIVE</sub>	HI-side voltage where internal controller is initialized, (powertrain inactive)	130		350	V	
III Side Ovices at Sugarat		Disabled, V <sub>HI_DC</sub> = 544V		6.3		A	
HI-Side Quiescent Current	$I_{HI_{Q}}$	T <sub>CASE</sub> ≤ 100°C			10.2	mA	
		V <sub>HL_DC</sub> = 544V, T <sub>CASE</sub> = 25°C		9	15		
No Load Power Dissipation	D	$V_{HLDC} = 544V$	3		30	14/	
No-Load Power Dissipation	$P_{HI\_NL}$	V <sub>HI_DC</sub> = 400 – 700V, T <sub>CASE</sub> = 25°C			18	W	
		V <sub>HI_DC</sub> = 400 - 700V			32		
HI-Side Inrush Current Peak	I <sub>HI_INR_PK</sub>	$V_{HI\_DC} = 700V$ , $C_{LO\_EXT} = 470\mu F$ , $R_{LOAD\_LO} = 20\%$ of full-load current		4		А	
	TII_INI\_TK	T <sub>CASE</sub> ≤ 100°C			8		
DC HI-Side Current	I <sub>HI_IN_DC</sub>	At I <sub>LO_OUT_DC</sub> = 40A, T <sub>CASE</sub> ≤ 70°C			2.6	А	
Transformation Ratio	К	High voltage to low voltage $K = V_{LO\_DC} / V_{HI\_DC}$ , at no load		1/16		V/V	
LO-Side Current (Continuous)	I <sub>LO_OUT_DC</sub>	T <sub>CASE</sub> ≤ 70°C			40	А	
LO-Side Current (Pulsed)	I <sub>LO_OUT_PULSE</sub>	2ms pulse, 25% duty cycle, I <sub>LO_OUT_AVG</sub> ≤ 50% rated I <sub>LO_OUT_DC</sub>			44	А	
		$V_{HI\_DC} = 544V$ , $I_{LO\_OUT\_DC} = 40A$	95	96.9			
Efficiency (Ambient)	$\eta_{AMB}$	$V_{HI\_DC} = 400 - 700V$ , $I_{LO\_OUT\_DC} = 40A$	94			%	
		$V_{HI\_DC} = 544V$ , $I_{LO\_OUT\_DC} = 20A$	96	97.5			
Efficiency (Hot)	$\eta_{HOT}$	V <sub>HI_DC</sub> = 544V, I <sub>LO_OUT_DC</sub> = 40A, T <sub>CASE</sub> = 70°C	95	96.1		%	
Efficiency (Over Load Range)	η <sub>20%</sub>	8A < I <sub>LO_OUT_DC</sub> < 40A	92			%	
	R <sub>LO_COLD</sub>	$V_{HI\_DC} = 544V$ , $I_{LO\_OUT\_DC} = 40A$ , $T_{CASE} = -40$ °C	7	10.8	20		
LO-Side Output Resistance	R <sub>LO_AMB</sub>	V <sub>HI_DC</sub> = 544V, I <sub>LO_OUT_DC</sub> = 40A	8	14.4	22	mΩ	
	R <sub>LO_HOT</sub>	V <sub>HI_DC</sub> = 544V, I <sub>LO_OUT_DC</sub> = 40A, T <sub>CASE</sub> = 70°C	18	21.9	30		
Switching Frequency	F <sub>SW</sub>	LO-side voltage ripple frequency = 2x F <sub>SW</sub>	0.7	0.75	0.8	MHz	
LO-Side Voltage Ripple	V <sub>LO_OUT_PP</sub>	$C_{LO\_EXT} = 0\mu F$ , $I_{LO\_OUT\_DC} = 40A$ , $V_{HLDC} = 544V$ , 20MHz BW		300		mV	
5 FF -	20_001_11	T <sub>CASE</sub> ≤ 100°C			800		



# **Electrical Specifications (Cont.)**

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \leq T_{CASE} \leq 100^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_{CASE} = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	Symbol	Conditions / Notes		Тур	Max	Unit
General Powertrain Specification – Forward Direction Operation (High-Voltage Side to Low-Voltage Side) Cont.						
Effective HI-Side Capacitance (Internal)	C <sub>HI_INT</sub>	Effective value at 544V <sub>HI_DC</sub>		0.2		μF
Effective LO-Side Capacitance (Internal)	C <sub>LO_INT</sub>	Effective value at 34V <sub>LO_DC</sub>		36		μF
Rated LO-Side Capacitance (External)	C <sub>LO_OUT_EXT</sub>	Excessive capacitance may drive module into short circuit protection			470	μF
Rated LO-Side Capacitance (External), Parallel Array Operation	C <sub>LO_OUT_AEXT</sub>	$C_{LO\_OUT\_AEXT}$ Max = N • 0.5 • $C_{LO\_OUT\_EXT\ MAX}$ , where N = the number of units in parallel				

### Powertrain Hardware Protection Specification – Forward Direction Operation (High-Voltage Side to Low-Voltage Side)

- These built-in powertrain protections are fixed in hardware and cannot be configured through PMBus<sup>TM</sup>.
- When duplicated in supervisory limits, hardware protections serve a secondary role and become active when supervisory limits are disabled through PMBus.

Auto Restart Time	t <sub>AUTO_RESTART</sub>	Start up into a persistent fault condition. Non-latching fault detection given $V_{HI\_DC} > V_{HI\_UVLO+}$	900	1000	1100	ms
HI-Side Overvoltage Lockout Threshold	V <sub>HI_OVLO+</sub>		730	750	780	V
HI-Side Overvoltage Recovery Threshold	V <sub>HI_OVLO</sub>		700	730	740	V
HI-Side Overvoltage Lockout Hysteresis	V <sub>HI_OVLO_HYST</sub>			20		V
HI-Side Overvoltage Lockout Response Time	t <sub>HI_OVLO</sub>			10		μs
HI-Side Soft Start Time	t <sub>HI_SOFT_START</sub>	From powertrain active. Fast current limit protection disabled during soft start		1		ms
LO-Side Overcurrent Trip Threshold	I <sub>LO_OUT_OCP</sub>		42	50	70	А
LO-Side Overcurrent Response Time Constant	t <sub>LO_OUT_OCP</sub>	Effective internal RC filter		3.6		ms
LO-Side Short Circuit Protection Trip Threshold	I <sub>LO_OUT_SCP</sub>		55			А
LO-Side Short Circuit Protection Response Time	t <sub>LO_OUT_SCP</sub>			1		μs
Overtemperature Shutdown Threshold	t <sub>OTP+</sub>	Internal	125			°C



# **Electrical Specifications (Cont.)**

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \leq T_{\text{CASE}} \leq 100^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_{\text{CASE}} = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
Powertrain Superviso	ry Limits Speci	fication – Forward Direction Operation (High-Volta	ge Side to	Low-Volta	age Side)	
		roller and can be reconfigured or disabled through PMBu: ted in the previous table will intervene during fault events				
HI-Side Overvoltage Lockout Threshold	V <sub>HI_OVLO+</sub>		730	750	780	V
HI-Side Overvoltage Recovery Threshold	V <sub>HI_OVLO</sub> _		700	730	740	V
HI-Side Overvoltage Lockout Hysteresis	V <sub>HI_OVLO_HYST</sub>			20		V
HI-Side Overvoltage Lockout Response Time	t <sub>HI_OVLO</sub>			100		μs
HI-Side Undervoltage Lockout Threshold	V <sub>HI_UVLO</sub> _		350	360	370	V
HI-Side Undervoltage Recovery Threshold	V <sub>HI_UVLO+</sub>		370	380	399	V
HI-Side Undervoltage Lockout Hysteresis	V <sub>HI_UVLO_HYST</sub>			20		V
HI-Side Undervoltage Lockout Response Time	t <sub>HI_UVLO</sub>			100		μs
HI-Side Undervoltage Start Up Delay	t <sub>HI_UVLO+_DELAY</sub>	From $V_{HI\_DC} = V_{HI\_UVLO+}$ to powertrain active (i.e., one-time start up delay from application of $V_{HI\_DC}$ to $V_{LO\_DC}$ )		50		ms
LO-Side Overcurrent Trip Threshold	I <sub>LO_OUT_OCP</sub>		42	50	70	А
LO-Side Overcurrent Response Time Constant	t <sub>LO_OUT_OCP</sub>	Effective internal RC filter		2		ms
Overtemperature Shutdown Threshold	t <sub>OTP+</sub>	Internal	125			°C
Overtemperature Recovery Threshold	t <sub>OTP</sub>	Internal	105	110	115	°C
Undertemperature	turn	C-Grade			-25	°C
Shutdown Threshold (Internal)	t <sub>UTP</sub>	T-Grade			-45	
Undertemperature Restart Time	t <sub>UTP_RESTART</sub>	Start up into a persistent fault condition. Non-latching fault detection given $V_{HLDC} > V_{HLUVLO+}$		3		S



# **Operating Area**





Figure 1 — Specified thermal operating area

- 1. The BCM in a VIA package is cooled through the non-pin-side case.
- 2. The thermal rating is based on typical measured device efficiency.
- 3. The case temperature in the graph is the measured temperature of the non-pin-side housing, such that the internal operating temperature does not exceed 125°C.



**Figure 2** — Specified electrical operating area using rated  $R_{LO\ HOT}$ 




Figure 3 — Specified HI-side start up into load current and external capacitance



# **PMBus™** Reported Characteristics

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \leq T_{\text{CASE}} \leq 100^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_{\text{CASE}} = 25^{\circ}\text{C}$  unless otherwise noted.

### **Monitored Telemetry**

• The current telemetry is only available in forward operation. The input and output current reported value is not supported in reverse operation.

Attribute	PMBus <sup>TM</sup> Read Command (Rated Range)		Functional Reporting Range	Update Rate	Reported Units
HI-Side Voltage	(88h) READ_VIN	±5% (LL – HL)	130 to 780V	100µs	$V_{ACTUAL} = V_{REPORTED} \times 10^{-1}$
HI-Side Current	(89h) READ_IIN	±20% (10 – 20% of FL) ±5% (20 – 133% of FL)	-0.85 to 4.4A	100µs	$I_{ACTUAL} = I_{REPORTED} \times 10^{-3}$
LO-Side Voltage <sup>[b]</sup>	(8Bh) READ_VOUT	±5% (LL – HL)	8.125 to 48.75V	100µs	$V_{ACTUAL} = V_{REPORTED} \times 10^{-1}$
LO-Side Current	(8Ch) READ_IOUT	±20% (10 – 20% of FL) ±5% (20 – 133% of FL)	–13.6 to 70A	100µs	$I_{ACTUAL} = I_{REPORTED} \times 10^{-2}$
LO-Side Resistance	(D4h) READ_ROUT	±5% (50 – 100% of FL) at NL ±10% (50 – 100% of FL)(LL – HL)	5 to 40mΩ	100ms	$R_{ACTUAL} = R_{REPORTED} \times 10^{-5}$
Temperature <sup>[c]</sup>	(8Dh) READ_TEMPERATURE_1	±7°C (Full Range)	−55 to 130°C	100ms	$T_{ACTUAL} = T_{REPORTED}$

<sup>[</sup>b] Default READ LO Side Voltage returned when unit is disabled = -300V.

### **Variable Parameters**

- Factory setting of all Thresholds and Warning limits listed below are 100% of specified protection values.
- $\bullet$  Variables can be written only when module is disabled with  $V_{HI} < V_{HI\_UVLO-}$  and external bias (VDDB) applied.
- Module must remain in a disabled mode for 3ms after any changes to the variables below to allow sufficient time to commit changes to EEPROM.

Attribute	PMBus <sup>TM</sup> Command	Conditions / Notes	Accuracy (Rated Range)	Functional Reporting Range	Default Value
HI-Side Overvoltage Protection Limit	(55h) VIN_OV_FAULT_LIMIT	V <sub>HI_OVLO</sub> is automatically 3% lower than this set point	±5% (LL – HL)	130 – 750V	100%
HI-Side Overvoltage Warning Limit	(57h) VIN_OV_WARN_LIMIT		±5% (LL – HL)	130 – 750V	100%
HI-Side Undervoltage Protection Limit	(D7h) DISABLE_FAULTS	Can only be disabled to a preset default value	±5% (LL – HL)	130 – 400V	100%
HI-Side Overcurrent Protection Limit	(5Bh) IIN_OC_FAULT_LIMIT		±20% (10 – 20% of FL) ±5% (20 – 133% of FL)	0 – 4.4A	100%
HI-Side Overcurrent Warning Limit	(5Dh) IIN_OC_WARN_LIMIT		±20% (10 – 20% of FL) ±5% (20 – 133% of FL)	0 – 4.4A	100%
Overtemperature Protection Limit	(4Fh) OT_FAULT_LIMIT	Internal temperature	±7°C (Full Range)	0 – 125°C	100%
Overtemperature Warning Limit	(51h) OT_WARN_LIMIT	Internal temperature	±7°C (Full Range)	0 – 125°C	100%
Turn On Delay	(60h) TON_DELAY	Additional time delay to the undervoltage start up delay	±50μs	0 – 100ms	0ms



<sup>[</sup>c] Default READ Temperature returned when unit is disabled = -273°C.

### **Signal Characteristics**

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \leq T_{\text{CASE}} \leq 100^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_{\text{CASE}} = 25^{\circ}\text{C}$  unless otherwise noted. **Please note:** For chassis mount model, Vicor part number 42550 will be needed for applications requiring the use of the signal pins. Signal cable 42550 is rated up to five insertions and extractions. To avoid unnecessary stress on the connector, the cable should be appropriately strain relieved.

### EXT. BIAS (VDDB) Pin

- VDDB powers the internal controller.
- VDDB needs to be applied to enable and disable the BCM through PMBus<sup>TM</sup> control (using OPERATION COMMAND), and to adjust warning and protection thresholds.
- VDDB voltage not required for telemetry; however, if VDDB is not applied, telemetry information will be lost when V<sub>IN</sub> is removed.

Signal Type	State	Attribute	Symbol	Conditions / Notes	Min	Тур	Мах	Unit
	Regular	VDDB Voltage	$V_{VDDB}$		4.5	5	9	V
INDLIT	Operation	VDDB Current Consumption	I <sub>VDDB</sub>				50	mA
INPUT	Start Up	Inrush Current Peak	I <sub>VDDB_INR</sub>	$V_{VDDB}$ slew rate = $1V/\mu s$		3.5		А
		Turn-On Time	t <sub>VDDB_ON</sub>	From V <sub>VDDB_MIN</sub> to PMBus active		1.5		ms

### **SGND Pin**

- All PMBus interface signals (SCL, SDA, ADDR) are referenced to SGND pin.
- SGND pin also serves as return pin (ground pin) for VDDB.
- Keep SGND signal separated from the low-voltage side power return terminal (-LO) in electrical design.

### Address (ADDR) Pin

- This pin programs the address using a resistor between ADDR pin and signal ground.
- The address is sampled during start up and is stored until power is reset. This pin programs only a Fixed and Persistent address.
- This pin has an internal  $10k\Omega$  pullup resistor to 3.3V.
- 16 addresses are available. The range of each address is 206.25mV (total range for all 16 addresses is 0 3.3V).

Signal Type	State	Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
Regular MULTI-LEVEL Operation INPUT	ADDR Input Voltage	V <sub>SADDR</sub>	See address section	0		3.3	V	
	ADDR Leakage Current	I <sub>SADDR</sub>	Leakage current			1	μΑ	
_	Start Up	ADDR Registration Time	t <sub>SADDR</sub>	From V <sub>VDDB_MIN</sub>		1		ms




# **Signal Characteristics**

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \leq T_{\text{CASE}} \leq 100^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_{\text{CASE}} = 25^{\circ}\text{C}$  unless otherwise noted. **Please note:** For chassis mount model, Vicor part number 42550 will be needed for applications requiring the use of the signal pins. Signal cable 42550 is rated up to five insertions and extractions. To avoid unnecessary stress on the connector, the cable should be appropriately strain relieved.

### Serial Clock input (SCL) AND Serial Data (SDA) Pins


- High-power SMBus specification and SMBus physical layer compatible. Note that optional SMBALERT# is not supported.
- PMBus<sup>TM</sup> command compatible.

Signal Type	State	Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit			
		Electrical Parameters	Electrical Parameters								
		Innut Valtage Threshold	V <sub>IH</sub>		2.1		Max Unit  V  0.8 V  0.4 V  10 μA  mA  10 pF  mV  400 kHz  μs  μs	V			
		Input Voltage Threshold	V <sub>IL</sub>				0.8	V			
		Output Voltage Threshold	V <sub>OH</sub>		3		V 0.8 V V 0.4 V 10 μA mA 10 pF mV 400 kHz μs	V			
		Output voitage Threshold	V <sub>OL</sub>								
		Leakage Current	I <sub>LEAK_PIN</sub>	Unpowered device			10	μΑ			
		Signal Sink Current	I <sub>LOAD</sub>	Total capacitive load of		mA					
		Signal Capacitive Load	C <sub>1</sub>	Total capacitive load of one device pin			10	pF			
		Signal Noise Immunity	V <sub>NOISE_PP</sub>	10 – 100MHz	300			mV			
		Timing Parameters						V 0.8 V 0.4 V 10 μA mA 10 pF mV  400 kHz μs μs μs μs μs ηs ηs ηs ηs 35 ms μs 50 μs 25 ms 300 ns			
		Operating Frequency	F <sub>SMB</sub>	Idle state = 0Hz	10			kHz			
DIGITAL	Regular	Free Time Between Stop and Start Condition	t <sub>BUF</sub>		1.3			μs			
INPUT/OUTPUT	Operation	Hold Time After Start or Repeated Start Condition	t <sub>HD:STA</sub>	First clock is generated after this hold time	0.6		hz hz	μs			
		Repeat Start Condition Set-Up Time	t <sub>SU:STA</sub>		0.6		μs				
		Stop Condition Set-Up Time	t <sub>SU:STO</sub>		0.6			μs			
		Data Hold Time	t <sub>HD:DAT</sub>		300	-		ns			
		Data Set-Up Time	t <sub>SU:DAT</sub>		100			ns			
		Clock Low Timeout	t <sub>TIMEOUT</sub>		25		35	ms			
		Clock Low Period	t <sub>LOW</sub>		1.3			μs			
		Clock High Period	t <sub>HIGH</sub>		0.6		50	μs			
			Cumulative Clock Low Extend Time	t <sub>LOW:SEXT</sub>				25	ms		
		Clock or Data Fall Time	t <sub>F</sub>		20		300	ns			
		Clock or Data Rise Time	t <sub>R</sub>		20		300	ns			





# Timing Diagram (Forward Direction)





# **Application Characteristics**

Temperature controlled via pin-side cold plate, unless otherwise noted. All data presented in this section are collected from units processing power in the forward direction (high-voltage side to low-voltage side). See associated figures for general trend data.






Figure 4 — No-load power dissipation vs. V<sub>HI DC</sub>



**Figure 6** — Efficiency at  $T_{CASE} = -40$ °C



**Figure 8** — Efficiency at  $T_{CASE} = 25$ °C






Figure 5 — Full-load efficiency vs. temperature



**Figure 7** — Power dissipation at  $T_{CASE} = -40$ °C




**Figure 9** — Power dissipation at  $T_{CASE} = 25$ °C



# **Application Characteristics (Cont.)**

Temperature controlled via pin-side cold plate, unless otherwise noted. All data presented in this section are collected from units processing power in the forward direction (high-voltage side to low-voltage side). See associated figures for general trend data.



**Figure 10** — Efficiency at  $T_{CASE} = 70$ °C






Figure 12 —  $R_{LO}$  vs. temperature; nominal  $V_{HI\_DC}$  $I_{LO\_DC} = 40A$  at  $T_{CASE} = 70$ °C




**Figure 11** — Power dissipation at  $T_{CASE} = 70^{\circ}C$ 



**Figure 13** —  $V_{LO\_OUT\_PP}$  vs.  $I_{LO\_DC}$ ; no external  $C_{LO\_OUT\_EXT.}$  Board-mounted module, scope setting: 20MHz analog BW

# **Application Characteristics (Cont.)**


Temperature controlled via pin-side cold plate, unless otherwise noted. All data presented in this section are collected from units processing power in the forward direction (high-voltage side to low-voltage side). See associated figures for general trend data.




**Figure 14** — Full-load LO-side voltage ripple, no external  $C_{HI\_IN\_EXT}$ , no external  $C_{LO\_OUT\_EXT}$ . Board-mounted module, scope setting: 20MHz analog BW




**Figure 16** — 40 – 0A transient response: no external  $C_{HI\_IN\_EXT}$ , no external  $C_{LO\_OUT\_EXT}$ 



**Figure 18** — Start up from application of OPERATION COMMAND with pre-applied  $V_{HI\_DC}$  = 700V, 20%  $I_{LO\_DG}$  100%  $C_{LO\_OUT\_EXT}$ 



**Figure 15** — 0 – 40A transient response: no external  $C_{HI\_IN\_EXT}$  no external  $C_{LO\_OUT\_EXT}$ 



**Figure 17** — Start up from application of  $V_{HI\_DC}$  = 544V, 20%  $I_{LO\_DC}$  100%  $C_{LO\_OUT\_EXT}$ 

# **General Characteristics**

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \leq T_{\text{CASE}} \leq 100^{\circ}\text{C}$  (T-Grade); all other specifications are at  $T_{\text{CASE}} = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit
		Mechanical				
Length	L	Lug (Chassis) Mount	110.30 [4.34]	110.55 [4.35]	110.80 [4.36]	mm [in]
Length	L	PCB (Board) Mount	112.51 [4.43]	112.76 [4.44]	113.01 [4.45]	mm [in]
Width	W		35.29 [1.39]	35.54 [1.40]	35.79 [1.41]	mm [in]
Height	Н		9.019 [0.355]	9.40 [0.37]	9.781 [0.385]	mm [in]
Volume	Vol	Without heatsink		36.93 [2.25]		cm³ [in³]
Weight	W			145 [5.115]		g [oz]
Pin Material		C145 copper				
Underplate		Low-stress ductile Nickel	50		100	μin
		Palladium	0.8		6	
Pin Finish (Gold)		Soft Gold	0.12		2	μin
Pin Finish (Tin)		Whisker-resistant matte Tin	200		400	μin
		Thermal				
		BCM4414xG0F4440yzz (T-Grade)	-40		125	
Operating Internal Temperature	T <sub>INT</sub>	BCM4414xG0F4440yzz (C-Grade)	-20		125	
Operating Case Temperature		BCM4414xG0F4440yzz (T-Grade), derating applied, see safe thermal operating area	-40		100	°C
	T <sub>CASE</sub>	BCM4414xG0F4440yzz (C-Grade), derating applied, see safe thermal operating area	-20		100	
Thermal Resistance Pin Side	$\theta_{\text{INT\_PIN\_SIDE}}$	Estimated thermal resistance to maximum temperature internal component from isothermal pin/terminal-side housing		1.5		°C/W
Thermal Resistance Housing	$\theta_{HOU}$	Estimated thermal resistance of thermal coupling between the pin-side and non-pin-side case surfaces		0.28		°C/W
Thermal Resistance Non-Pin Side	$\theta_{\text{INT\_NON\_PIN\_SIDE}}$	Estimated thermal resistance to maximum temperature internal component from isothermal non-pin/non-terminal housing		1.6		°C/W
Thermal Capacity				54		Ws/°C
		Assembly				
	_	BCM4414xG0F4440yzz (T-Grade)	-40		125	°C
Storage Temperature	T <sub>ST</sub>	BCM4414xG0F4440yzz (C-Grade)	-40		125	°C
FCD With the d	ESD <sub>HBM</sub>	Human Body Model, "ESDA / JEDEC JDS-001-2012" Class I-C (1kV to < 2kV)	1000			
ESD Withstand	ESD <sub>CDM</sub>	Charge Device Model, "JESD 22-C101-E" Class II (200V to < 500V)	200			



# **General Characteristics (Cont.)**

Specifications apply over all line and load conditions, unless otherwise noted; **boldface** specifications apply over the temperature range of  $-40^{\circ}\text{C} \leq T_{\text{CASE}} \leq 100^{\circ}\text{C}$  (T-Grade). All other specifications are at  $T_{\text{CASE}} = 25^{\circ}\text{C}$  unless otherwise noted.

Attribute	Symbol	Conditions / Notes	Min	Тур	Max	Unit	
Safety							
Isolation Capacitance	C <sub>HI_LO</sub>	Unpowered unit	620	780	940	pF	
Isolation Resistance	R <sub>HI_LO</sub>	At 500V <sub>DC</sub>	10			ΜΩ	
MTBF		MIL-HDBK-217Plus Parts Count - 25°C Ground Benign, Stationary, Indoors / Computer		1.5		MHrs	
		Telcordia Issue 2 - Method I Case III; 25°C Ground Benign, Controlled		1.8		MHrs	
		cTÜVus EN 60950-1					
Agency Approvals / Standards		cURus UL 60950-1  CE Marked for Low Voltage Directive and RoHS Recast Directive, as applicable					



### **BCM** in a VIA Package




Figure 19 — BCM DC model (Forward Direction)

The BCM uses a high-frequency resonant tank to move energy from the high-voltage side to the low-voltage side and vice versa. The resonant LC tank, operated at high frequency, is amplitude modulated as a function of the HI-side voltage and the LO-side current. A small amount of capacitance embedded in the high-voltage-side and low-voltage-side stages of the module is sufficient for full functionality and is key to achieving high power density.

The BCM4414xG0F44440yzz can be simplified into the model shown in Figure 19.

At no load:

$$V_{IO} = V_{II} \bullet K \tag{1}$$

K represents the "turns ratio" of the BCM. Rearranging Equation 1:

$$K = \frac{V_{LO}}{V_{UI}} \tag{2}$$

In the presence of a load, V<sub>LO</sub> is represented by:


$$V_{LO} = V_{HI} \bullet K - I_{LO} \bullet R_{LO} \tag{3}$$

and  $I_{LO}$  is represented by:

$$I_{LO} = \frac{I_{HI} - I_{HI\_Q}}{K} \tag{4}$$

 $R_{LO}$  represents the impedance of the BCM and is a function of the  $R_{DS\_ON}$  of the HI-side and LO-side MOSFETs, PC board resistance of HI-side and LO-side boards and the winding resistance of the power transformer.  $I_{HI\_Q}$  represents the HI-side quiescent current of the BCM controller, gate drive circuitry and core losses.

The effective DC voltage transformer action provides additional interesting attributes. Assuming that  $R_{LO}=0\Omega$  and  $I_{HI\_Q}=0A$ , Equation 3 now becomes Equation 1 and is essentially load independent, resistor R is now placed in series with  $V_{HI}$ .



**Figure 20** — K = 1/16 BCM with series HI-side resistor

The relationship between V<sub>HI</sub> and V<sub>LO</sub> becomes:

$$V_{LO} = (V_{HI} - I_{HI} \bullet R) \bullet K \tag{5}$$

Substituting the simplified version of Equation 4 ( $I_{HI}$  O is assumed = 0A) into Equation 5 yields:

$$V_{LO} = V_{HI} \bullet K - I_{LO} \bullet R \bullet K^2 \tag{6}$$

This is similar in form to Equation 3, where  $R_{LO}$  is used to represent the characteristic impedance of the BCM. However, in this case a real resistor, R, on the high-voltage side of the BCM is effectively scaled by  $K^2$  with respect to the low-voltage side.

Assuming that  $R = 1\Omega$ , the effective R as seen from the low-voltage side is  $3.9m\Omega$ , with K = 1/16.



A similar exercise can be performed with the addition of a capacitor or shunt impedance at the high-voltage side of the BCM. A switch in series with  $V_{\rm HI}$  is added to the circuit. This is depicted in Figure 21.




Figure 21 — BCM with HI-side capacitor

A change in  $V_{\rm HI}$  with the switch closed would result in a change in capacitor current according to the following equation:

$$I_C(t) = C \frac{dV_{HI}}{dt} \tag{7}$$

Assume that with the capacitor charged to  $V_{HI}$ , the switch is opened and the capacitor is discharged through the idealized BCM. In this case.

$$I_C = I_{LO} \bullet K \tag{8}$$

substituting Equation 1 and 8 into Equation 7 reveals:

$$I_{LO}(t) = \frac{C}{K^2} \bullet \frac{dV_{LO}}{dt}$$
 (9)

The equation in terms of the LO-side has yielded a K<sup>2</sup> scaling factor for C, specified in the denominator of the equation.

A K factor less than unity results in an effectively larger capacitance on the low-voltage side when expressed in terms of the high-voltage side. With K = 1/16 as shown in Figure 21, C =  $1\mu$ F would appear as C =  $256\mu$ F when viewed from the low-voltage side.

Low impedance is a key requirement for powering a high-current, low-voltage load efficiently. A switching regulation stage should have minimal impedance while simultaneously providing appropriate filtering for any switched current. The use of a BCM between the regulation stage and the point-of-load provides a dual benefit of scaling down series impedance leading back to the source and scaling up shunt capacitance or energy storage as a function of its K factor squared. However, these benefits are not achieved if the series impedance of the BCM is too high. The impedance of the BCM must be low, i.e., well beyond the crossover frequency of the system.

A solution for keeping the impedance of the BCM low involves switching at a high frequency. This enables the use of small magnetic components because magnetizing currents remain low. Small magnetics mean small path lengths for turns. Use of low loss core material at high frequencies also reduces core losses.

The two main terms of power loss in the BCM module are:

- No-load power dissipation (P<sub>HL,NL</sub>): defined as the power used to power up the module with an enabled powertrain at no load.
- Resistive loss (P<sub>R<sub>LO</sub></sub>): refers to the power loss across the BCM module modeled as pure resistive impedance.

$$P_{DISSIPATED} = P_{HI,NL} + P_{RI,O} \tag{10}$$

Therefore,

$$P_{LO\_OUT} = P_{HI\_IN} - P_{DISSIPATED} = P_{HI\_IN} - P_{HI\_NL} - P_{R_{IO}}$$
 (11)

The above relations can be combined to calculate the overall module efficiency:

$$\eta = \frac{P_{LO\_OUT}}{P_{HI\_IN}} = \frac{P_{HI\_IN} - P_{HI\_IN} - P_{R_{LO}}}{P_{HI\_IN}}$$
(12)

$$= \ \frac{V_{\scriptscriptstyle HI} \bullet I_{\scriptscriptstyle HI} - P_{\scriptscriptstyle HI\_NL} - (I_{\scriptscriptstyle LO})^2 \bullet R_{\scriptscriptstyle LO}}{V_{\scriptscriptstyle HI} \bullet I_{\scriptscriptstyle HI}}$$

$$= 1 - \left(\frac{P_{HI\_NL} + (I_{LO})^2 \cdot R_{LO}}{V_{HI} \cdot I_{HI}}\right)$$



### **Thermal Considerations**

The VIA package provides effective conduction cooling from either of the two module surfaces. Heat may be removed from the pin-side surface, the non-pin-side surface or both. The extent to which these two surfaces are cooled is a key component for determining the maximum power that can be processed by a BCM, as can be seen from the specified thermal operating area in Figure 1. Since the BCM has a maximum internal temperature rating, it is necessary to estimate this temperature based on a system-level thermal solution. For this purpose, it is helpful to simplify the thermal solution into a roughly equivalent circuit where power dissipation is modeled as a current source, isothermal surface temperatures are represented as voltage sources and the thermal resistances are represented as resistors. Figure 22 shows the "thermal circuit" for the BCM in a VIA package.





Figure 22 — Double-sided cooling thermal model

In this case, the internal power dissipation is  $P_{DISS}$ ,  $\theta_{INT\_PIN\_SIDE}$  and  $\theta_{INT\_NON\_PIN\_SIDE}$  are the thermal resistance characteristics of the BCM and the pin-side and non-pin-side surface temperatures are represented as  $T_{C\_PIN\_SIDE}$  and  $T_{C\_NON\_PIN\_SIDE}$ . It is interesting to note that the package itself provides a high degree of thermal coupling between the pin-side and non-pin-side case surfaces (represented in the model by the resistor  $\theta_{HOU}$ ). This feature enables two main options regarding thermal designs:

Single-side cooling: the model of Figure 22 can be simplified by calculating the parallel resistor network and using one simple thermal resistance number and the internal power dissipation curves; an example for non-pin-side cooling only is shown in Figure 23.

In this case,  $\theta_{\text{INT}}$  can be derived as follows:

$$\theta_{INT} = \frac{\left(\theta_{INT\_PIN\_SIDE} + \theta_{HOU}\right) \bullet \theta_{INT\_NON\_PIN\_SIDE}}{\theta_{INT\_PIN\_SIDE} + \theta_{HOU} + \theta_{INT\_NON\_PIN\_SIDE}}$$
(13)



**Figure 23** — Single-sided cooling thermal model

■ Double-side cooling: while this option might bring limited advantage to the module internal components (given the surface-to-surface coupling provided), it might be appealing in cases where the external thermal system requires allocating power to two different elements, such as heat sinks with independent airflows or a combination of chassis/air cooling.

### **Current Sharing**

The performance of the BCM is based on efficient transfer of energy through a transformer without the need of closed loop control. For this reason, the transfer characteristic can be approximated by an ideal transformer with a positive temperature coefficient series resistance.

This type of characteristic is close to the impedance characteristic of a DC power distribution system both in dynamic (AC) behavior and for steady state (DC) operation.

When multiple BCM modules of a given part number are connected in an array, they will inherently share the load current according to the equivalent impedance divider that the system implements from the power source to the point-of-load. Ensuring equal current sharing among modules requires that BCM array impedances be matched.

Some general recommendations to achieve matched array impedances include:

- Dedicate common copper planes/wires within the PCB/Chassis to deliver and return the current to the modules.
- Provide as symmetric a PCB/Wiring layout as possible among modules

For further details see <u>AN:016 Using BCM Bus Converters</u> in High Power Arrays.






Figure 24 — BCM module array

### **Fuse Selection**

In order to provide flexibility in configuring power systems, BCM in a VIA package modules are not internally fused. Input line fusing of BCM products is recommended at the system level to provide thermal protection in case of catastrophic failure.

The fuse shall be selected by closely matching system requirements with the following characteristics:

- Current rating (usually greater than maximum current of BCM module)
- Maximum voltage rating (usually greater than the maximum possible input voltage)
- Ambient temperature
- Nominal melting I<sup>2</sup>t
- Recommend fuse: see safety agency approvals (HI side)

### **Reverse Operation**

BCM modules are capable of reverse power operation. Once the unit is started, energy will be transferred from the low-voltage side back to the high-voltage side whenever the low side voltage exceeds  $V_{\rm HI}$  • K. The module will continue operation in this fashion as long as no faults occur.

The BCM4414xG0F4440yzz has not been qualified for continuous operation in a reverse power condition. However, fault protections that help to protect the module in forward operation will also protect the module in reverse operation.

Transient operation in reverse is expected in cases where there is significant energy storage on the low-voltage side and transient voltages appear on the high-voltage side.


### **Dielectric Withstand**

The chassis of the BCM in a VIA package is required to be connected to Protective Earth when installed in the end application and must satisfy the requirements of IEC 60950-1 for Class I products.


### **Summary**

The case is required to be connected to protective earth in the final installation.

The construction of the BCM in a VIA package can be summarized by describing it as a "Class II" component installed in a "Class I" subassembly.



**Figure 25** — BCM in a ChiP<sup>™</sup> package before final assembly in the VIA package



**Figure 26** — BCM in a VIA package after final assembly

# **Filtering**

The BCM in a VIA package has built-in single stage EMI filtering located on the high-voltage side. The integrated EMI filtering consists of a common mode choke and differential mode capacitors. However, it does not include Y2 capacitors for common mode filtering. Y2 common mode capacitors can be added externally on the high-voltage side between +HI and PE (Case), and -HI and PE (Case) to meet certain EMI requirements. A typical test set-up block diagram for conducted emissions is shown in Figure 27.

The integrated filtering reduces the voltage ripple on the high-voltage side. External LO-side filtering can be added as needed, with ceramic capacitance used as a LO-side bypass for this purpose. BCM HI-side and LO-side voltage ranges shall not be exceeded. An internal overvoltage function prevents operation outside of the normal operating HI-side range. However, the BCM is exposed to the applied voltage even when disabled, and must withstand it. External transient protection circuitry may be required to protect the BCM from overvoltage transients imposed by a system that would exceed maximum ratings.


The source response is generally the limiting factor in the overall system response, given the wide bandwidth of the BCM. Anomalies in the response of the source will appear at the LO side of the module multiplied by its K factor.

Total load capacitance at the LO side of the BCM shall not exceed the specified maximum to ensure correct operation in start up. Due to the wide bandwidth and small LO-side impedance of the BCM, low frequency bypass capacitance and significant energy storage may be more densely and efficiently provided by adding capacitance at the HI-side of the BCM.

At frequencies less than 500kHz, the BCM appears as an impedance of  $R_{LO}$  between the source and load. Within this frequency range, capacitance connected at the HI side appears as an effective scaled capacitance on the LO side per the relationship defined in Equation 14.


$$C_{LO} = \frac{C_{HI}}{K^2} \tag{14}$$

This enables a reduction in the size and number of capacitors used in a typical system.



**Figure 27** — Typical test set up block diagram for Conducted Emissions

### System Diagram for PMBus™ Interface



The controller of the BCM in a VIA package is referenced to the low-voltage-side signal ground (SGND).

The BCM in a VIA package provides the Host PMBus system with accurate telemetry monitoring and reporting, threshold and warning limits adjustment, in addition to corresponding status flags. The standalone BCM is periodically polled for status by the host PMBus. Direct communication to the BCM is enabled by a page command. For example, the page (0x00) prior to a telemetry inquiry points to the controller data and page (0x01) prior to a telemetry inquiry points to the BCM parameters.

The BCM enables the PMBus compatible host interface with an operating bus speed of up to 400kHz. The BCM follows the PMBus command structure and specification.



### PMBus™ Interface

Refer to "PMBus Power System Management Protocol Specification Revision 1.2, Part I and II" for complete PMBus specifications details at <a href="http://pmbus.org">http://pmbus.org</a>.

### **Device Address**

The PMBus address (ADDR Pin) should be set to one of the predetermined 16 possible addresses shown in the table below using a resistor between the ADDR pin and SGND pin.

The BCM accepts only a fixed and persistent address and does not support SMBus address resolution protocol. At initial power-up, the BCM controller will sample the address pin voltage and will keep this address until device power is removed.

ID	Slave Address	HEX	Recommended Resistor R <sub>ADDR</sub> (Ω)
1	1010 000b	50h	487
2	1010 001b	51h	1050
3	1010 010b	52h	1870
4	1010 011b	53h	2800
5	1010 100b	54h	3920
6	1010 101b	55h	5230
7	1010 110b	56h	6810
8	1010 111b	57h	8870
9	1011 000b	58h	11300
10	1011 001b	59h	14700
11	1011 010b	5Ah	19100
12	1011 011b	5Bh	25500
13	1011 100b	5Ch	35700
14	1011 101b	5Dh	53600
15	1011 110b	5Eh	97600
16	1011 111b	5Fh	316000

# **Reported DATA Formats**

The BCM controller employs a direct data format where all reported measurements are in Volts, Amperes, Degrees Celsius, or Seconds. The host uses the following PMBus specification to interpret received values metric prefixes. Note that the COEFFICIENTS command is not supported:

$$X = \left(\frac{1}{m}\right) \cdot (Y \cdot 10^{-R} - b)$$

Where:

X, is a "real world" value in units (A, V, °C, s)

Y, is a two's complement integer received from the BCM controller m, b and R are two's complement integers defined as follows:

Command	Code	m	R	b
TON_DELAY	60h	1	3	0
READ_VIN	88h	1	1	0
READ_IIN	89h	1	3	0
READ_VOUT [d]	8Bh	1	1	0
READ_IOUT	8Ch	1	2	0
READ_TEMPERATURE_1 [e]	8Dh	1	0	0
READ_POUT	96h	1	0	0
MFR_VIN_MIN	A0h	1	0	0
MFR_VIN_MAX	A1h	1	0	0
MFR_VOUT_MIN	A4h	1	0	0
MFR_VOUT_MAX	A5h	1	0	0
MFR_IOUT_MAX	A6h	1	0	0
MFR_POUT_MAX	A7h	1	0	0
READ_K_FACTOR	D1h	65536	0	0
READ_BCM_ROUT	D4h	1	5	0

 $<sup>^{[</sup>d]}$  Default READ LO-side voltage returned when BCM unit is disabled = -300V.

No special formatting is required when lowering the supervisory limits and warnings.



 $<sup>^{\</sup>rm [e]}$  Default READ Temperature returned when BCM unit is disabled = –273°C.